STM32F103_RGB_Controller.list 301 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498
  1. STM32F103_RGB_Controller.elf: file format elf32-littlearm
  2. Sections:
  3. Idx Name Size VMA LMA File off Algn
  4. 0 .isr_vector 000001e4 08000000 08000000 00010000 2**0
  5. CONTENTS, ALLOC, LOAD, READONLY, DATA
  6. 1 .text 0000322c 080001e4 080001e4 000101e4 2**2
  7. CONTENTS, ALLOC, LOAD, READONLY, CODE
  8. 2 .rodata 00000198 08003410 08003410 00013410 2**2
  9. CONTENTS, ALLOC, LOAD, READONLY, DATA
  10. 3 .init_array 00000004 080035a8 080035a8 000135a8 2**2
  11. CONTENTS, ALLOC, LOAD, DATA
  12. 4 .fini_array 00000004 080035ac 080035ac 000135ac 2**2
  13. CONTENTS, ALLOC, LOAD, DATA
  14. 5 .data 00000074 20000000 080035b0 00020000 2**2
  15. CONTENTS, ALLOC, LOAD, DATA
  16. 6 .bss 000002ac 20000078 08003624 00020078 2**3
  17. ALLOC
  18. 7 ._user_heap_stack 00000600 20000324 08003624 00020324 2**0
  19. ALLOC
  20. 8 .ARM.attributes 00000029 00000000 00000000 00020074 2**0
  21. CONTENTS, READONLY
  22. 9 .debug_info 00015213 00000000 00000000 0002009d 2**0
  23. CONTENTS, READONLY, DEBUGGING
  24. 10 .debug_abbrev 00002d01 00000000 00000000 000352b0 2**0
  25. CONTENTS, READONLY, DEBUGGING
  26. 11 .debug_loc 00006e44 00000000 00000000 00037fb1 2**0
  27. CONTENTS, READONLY, DEBUGGING
  28. 12 .debug_aranges 000009d8 00000000 00000000 0003edf8 2**3
  29. CONTENTS, READONLY, DEBUGGING
  30. 13 .debug_ranges 00000e50 00000000 00000000 0003f7d0 2**3
  31. CONTENTS, READONLY, DEBUGGING
  32. 14 .debug_line 00005d92 00000000 00000000 00040620 2**0
  33. CONTENTS, READONLY, DEBUGGING
  34. 15 .debug_str 00003d1b 00000000 00000000 000463b2 2**0
  35. CONTENTS, READONLY, DEBUGGING
  36. 16 .comment 0000007c 00000000 00000000 0004a0cd 2**0
  37. CONTENTS, READONLY
  38. 17 .debug_frame 00002574 00000000 00000000 0004a14c 2**2
  39. CONTENTS, READONLY, DEBUGGING
  40. 18 .stab 00000084 00000000 00000000 0004c6c0 2**2
  41. CONTENTS, READONLY, DEBUGGING
  42. 19 .stabstr 00000117 00000000 00000000 0004c744 2**0
  43. CONTENTS, READONLY, DEBUGGING
  44. Disassembly of section .text:
  45. 080001e4 <__do_global_dtors_aux>:
  46. 80001e4: b510 push {r4, lr}
  47. 80001e6: 4c05 ldr r4, [pc, #20] ; (80001fc <__do_global_dtors_aux+0x18>)
  48. 80001e8: 7823 ldrb r3, [r4, #0]
  49. 80001ea: b933 cbnz r3, 80001fa <__do_global_dtors_aux+0x16>
  50. 80001ec: 4b04 ldr r3, [pc, #16] ; (8000200 <__do_global_dtors_aux+0x1c>)
  51. 80001ee: b113 cbz r3, 80001f6 <__do_global_dtors_aux+0x12>
  52. 80001f0: 4804 ldr r0, [pc, #16] ; (8000204 <__do_global_dtors_aux+0x20>)
  53. 80001f2: f3af 8000 nop.w
  54. 80001f6: 2301 movs r3, #1
  55. 80001f8: 7023 strb r3, [r4, #0]
  56. 80001fa: bd10 pop {r4, pc}
  57. 80001fc: 20000078 .word 0x20000078
  58. 8000200: 00000000 .word 0x00000000
  59. 8000204: 080033f8 .word 0x080033f8
  60. 08000208 <frame_dummy>:
  61. 8000208: b508 push {r3, lr}
  62. 800020a: 4b03 ldr r3, [pc, #12] ; (8000218 <frame_dummy+0x10>)
  63. 800020c: b11b cbz r3, 8000216 <frame_dummy+0xe>
  64. 800020e: 4903 ldr r1, [pc, #12] ; (800021c <frame_dummy+0x14>)
  65. 8000210: 4803 ldr r0, [pc, #12] ; (8000220 <frame_dummy+0x18>)
  66. 8000212: f3af 8000 nop.w
  67. 8000216: bd08 pop {r3, pc}
  68. 8000218: 00000000 .word 0x00000000
  69. 800021c: 2000007c .word 0x2000007c
  70. 8000220: 080033f8 .word 0x080033f8
  71. 08000224 <__aeabi_llsr>:
  72. 8000224: 40d0 lsrs r0, r2
  73. 8000226: 1c0b adds r3, r1, #0
  74. 8000228: 40d1 lsrs r1, r2
  75. 800022a: 469c mov ip, r3
  76. 800022c: 3a20 subs r2, #32
  77. 800022e: 40d3 lsrs r3, r2
  78. 8000230: 4318 orrs r0, r3
  79. 8000232: 4252 negs r2, r2
  80. 8000234: 4663 mov r3, ip
  81. 8000236: 4093 lsls r3, r2
  82. 8000238: 4318 orrs r0, r3
  83. 800023a: 4770 bx lr
  84. 0800023c <HAL_InitTick>:
  85. * implementation in user file.
  86. * @param TickPriority Tick interrupt priority.
  87. * @retval HAL status
  88. */
  89. __weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  90. {
  91. 800023c: b538 push {r3, r4, r5, lr}
  92. /* Configure the SysTick to have interrupt in 1ms time basis*/
  93. if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
  94. 800023e: 4b0e ldr r3, [pc, #56] ; (8000278 <HAL_InitTick+0x3c>)
  95. {
  96. 8000240: 4605 mov r5, r0
  97. if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
  98. 8000242: 7818 ldrb r0, [r3, #0]
  99. 8000244: f44f 737a mov.w r3, #1000 ; 0x3e8
  100. 8000248: fbb3 f3f0 udiv r3, r3, r0
  101. 800024c: 4a0b ldr r2, [pc, #44] ; (800027c <HAL_InitTick+0x40>)
  102. 800024e: 6810 ldr r0, [r2, #0]
  103. 8000250: fbb0 f0f3 udiv r0, r0, r3
  104. 8000254: f000 f89e bl 8000394 <HAL_SYSTICK_Config>
  105. 8000258: 4604 mov r4, r0
  106. 800025a: b958 cbnz r0, 8000274 <HAL_InitTick+0x38>
  107. {
  108. return HAL_ERROR;
  109. }
  110. /* Configure the SysTick IRQ priority */
  111. if (TickPriority < (1UL << __NVIC_PRIO_BITS))
  112. 800025c: 2d0f cmp r5, #15
  113. 800025e: d809 bhi.n 8000274 <HAL_InitTick+0x38>
  114. {
  115. HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
  116. 8000260: 4602 mov r2, r0
  117. 8000262: 4629 mov r1, r5
  118. 8000264: f04f 30ff mov.w r0, #4294967295
  119. 8000268: f000 f854 bl 8000314 <HAL_NVIC_SetPriority>
  120. uwTickPrio = TickPriority;
  121. 800026c: 4b04 ldr r3, [pc, #16] ; (8000280 <HAL_InitTick+0x44>)
  122. 800026e: 4620 mov r0, r4
  123. 8000270: 601d str r5, [r3, #0]
  124. 8000272: bd38 pop {r3, r4, r5, pc}
  125. return HAL_ERROR;
  126. 8000274: 2001 movs r0, #1
  127. return HAL_ERROR;
  128. }
  129. /* Return function status */
  130. return HAL_OK;
  131. }
  132. 8000276: bd38 pop {r3, r4, r5, pc}
  133. 8000278: 20000000 .word 0x20000000
  134. 800027c: 2000000c .word 0x2000000c
  135. 8000280: 20000004 .word 0x20000004
  136. 08000284 <HAL_Init>:
  137. __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
  138. 8000284: 4a07 ldr r2, [pc, #28] ; (80002a4 <HAL_Init+0x20>)
  139. {
  140. 8000286: b508 push {r3, lr}
  141. __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
  142. 8000288: 6813 ldr r3, [r2, #0]
  143. HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  144. 800028a: 2003 movs r0, #3
  145. __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
  146. 800028c: f043 0310 orr.w r3, r3, #16
  147. 8000290: 6013 str r3, [r2, #0]
  148. HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  149. 8000292: f000 f82d bl 80002f0 <HAL_NVIC_SetPriorityGrouping>
  150. HAL_InitTick(TICK_INT_PRIORITY);
  151. 8000296: 2000 movs r0, #0
  152. 8000298: f7ff ffd0 bl 800023c <HAL_InitTick>
  153. HAL_MspInit();
  154. 800029c: f001 fe9a bl 8001fd4 <HAL_MspInit>
  155. }
  156. 80002a0: 2000 movs r0, #0
  157. 80002a2: bd08 pop {r3, pc}
  158. 80002a4: 40022000 .word 0x40022000
  159. 080002a8 <HAL_IncTick>:
  160. * implementations in user file.
  161. * @retval None
  162. */
  163. __weak void HAL_IncTick(void)
  164. {
  165. uwTick += uwTickFreq;
  166. 80002a8: 4a03 ldr r2, [pc, #12] ; (80002b8 <HAL_IncTick+0x10>)
  167. 80002aa: 4b04 ldr r3, [pc, #16] ; (80002bc <HAL_IncTick+0x14>)
  168. 80002ac: 6811 ldr r1, [r2, #0]
  169. 80002ae: 781b ldrb r3, [r3, #0]
  170. 80002b0: 440b add r3, r1
  171. 80002b2: 6013 str r3, [r2, #0]
  172. 80002b4: 4770 bx lr
  173. 80002b6: bf00 nop
  174. 80002b8: 20000188 .word 0x20000188
  175. 80002bc: 20000000 .word 0x20000000
  176. 080002c0 <HAL_GetTick>:
  177. * implementations in user file.
  178. * @retval tick value
  179. */
  180. __weak uint32_t HAL_GetTick(void)
  181. {
  182. return uwTick;
  183. 80002c0: 4b01 ldr r3, [pc, #4] ; (80002c8 <HAL_GetTick+0x8>)
  184. 80002c2: 6818 ldr r0, [r3, #0]
  185. }
  186. 80002c4: 4770 bx lr
  187. 80002c6: bf00 nop
  188. 80002c8: 20000188 .word 0x20000188
  189. 080002cc <HAL_Delay>:
  190. * implementations in user file.
  191. * @param Delay specifies the delay time length, in milliseconds.
  192. * @retval None
  193. */
  194. __weak void HAL_Delay(uint32_t Delay)
  195. {
  196. 80002cc: b538 push {r3, r4, r5, lr}
  197. 80002ce: 4604 mov r4, r0
  198. uint32_t tickstart = HAL_GetTick();
  199. 80002d0: f7ff fff6 bl 80002c0 <HAL_GetTick>
  200. 80002d4: 4605 mov r5, r0
  201. uint32_t wait = Delay;
  202. /* Add a freq to guarantee minimum wait */
  203. if (wait < HAL_MAX_DELAY)
  204. 80002d6: 1c63 adds r3, r4, #1
  205. {
  206. wait += (uint32_t)(uwTickFreq);
  207. 80002d8: bf1e ittt ne
  208. 80002da: 4b04 ldrne r3, [pc, #16] ; (80002ec <HAL_Delay+0x20>)
  209. 80002dc: 781b ldrbne r3, [r3, #0]
  210. 80002de: 18e4 addne r4, r4, r3
  211. }
  212. while ((HAL_GetTick() - tickstart) < wait)
  213. 80002e0: f7ff ffee bl 80002c0 <HAL_GetTick>
  214. 80002e4: 1b40 subs r0, r0, r5
  215. 80002e6: 4284 cmp r4, r0
  216. 80002e8: d8fa bhi.n 80002e0 <HAL_Delay+0x14>
  217. {
  218. }
  219. }
  220. 80002ea: bd38 pop {r3, r4, r5, pc}
  221. 80002ec: 20000000 .word 0x20000000
  222. 080002f0 <HAL_NVIC_SetPriorityGrouping>:
  223. __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
  224. {
  225. uint32_t reg_value;
  226. uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
  227. reg_value = SCB->AIRCR; /* read old register configuration */
  228. 80002f0: 4a07 ldr r2, [pc, #28] ; (8000310 <HAL_NVIC_SetPriorityGrouping+0x20>)
  229. reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
  230. reg_value = (reg_value |
  231. ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  232. (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */
  233. 80002f2: 0200 lsls r0, r0, #8
  234. reg_value = SCB->AIRCR; /* read old register configuration */
  235. 80002f4: 68d3 ldr r3, [r2, #12]
  236. (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */
  237. 80002f6: f400 60e0 and.w r0, r0, #1792 ; 0x700
  238. reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
  239. 80002fa: f423 63e0 bic.w r3, r3, #1792 ; 0x700
  240. 80002fe: 041b lsls r3, r3, #16
  241. 8000300: 0c1b lsrs r3, r3, #16
  242. 8000302: f043 63bf orr.w r3, r3, #100139008 ; 0x5f80000
  243. 8000306: f443 3300 orr.w r3, r3, #131072 ; 0x20000
  244. reg_value = (reg_value |
  245. 800030a: 4303 orrs r3, r0
  246. SCB->AIRCR = reg_value;
  247. 800030c: 60d3 str r3, [r2, #12]
  248. 800030e: 4770 bx lr
  249. 8000310: e000ed00 .word 0xe000ed00
  250. 08000314 <HAL_NVIC_SetPriority>:
  251. \details Reads the priority grouping field from the NVIC Interrupt Controller.
  252. \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
  253. */
  254. __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
  255. {
  256. return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  257. 8000314: 4b17 ldr r3, [pc, #92] ; (8000374 <HAL_NVIC_SetPriority+0x60>)
  258. * This parameter can be a value between 0 and 15
  259. * A lower priority value indicates a higher priority.
  260. * @retval None
  261. */
  262. void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
  263. {
  264. 8000316: b530 push {r4, r5, lr}
  265. 8000318: 68dc ldr r4, [r3, #12]
  266. 800031a: f3c4 2402 ubfx r4, r4, #8, #3
  267. {
  268. uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
  269. uint32_t PreemptPriorityBits;
  270. uint32_t SubPriorityBits;
  271. PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  272. 800031e: f1c4 0307 rsb r3, r4, #7
  273. SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
  274. 8000322: 1d25 adds r5, r4, #4
  275. PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  276. 8000324: 2b04 cmp r3, #4
  277. 8000326: bf28 it cs
  278. 8000328: 2304 movcs r3, #4
  279. SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
  280. 800032a: 2d06 cmp r5, #6
  281. return (
  282. ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
  283. 800032c: f04f 0501 mov.w r5, #1
  284. SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
  285. 8000330: bf98 it ls
  286. 8000332: 2400 movls r4, #0
  287. ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
  288. 8000334: fa05 f303 lsl.w r3, r5, r3
  289. 8000338: f103 33ff add.w r3, r3, #4294967295
  290. SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
  291. 800033c: bf88 it hi
  292. 800033e: 3c03 subhi r4, #3
  293. ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
  294. 8000340: 4019 ands r1, r3
  295. 8000342: 40a1 lsls r1, r4
  296. ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
  297. 8000344: fa05 f404 lsl.w r4, r5, r4
  298. 8000348: 3c01 subs r4, #1
  299. 800034a: 4022 ands r2, r4
  300. if ((int32_t)(IRQn) < 0)
  301. 800034c: 2800 cmp r0, #0
  302. ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
  303. 800034e: ea42 0201 orr.w r2, r2, r1
  304. 8000352: ea4f 1202 mov.w r2, r2, lsl #4
  305. NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  306. 8000356: bfaf iteee ge
  307. 8000358: f100 4060 addge.w r0, r0, #3758096384 ; 0xe0000000
  308. SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  309. 800035c: 4b06 ldrlt r3, [pc, #24] ; (8000378 <HAL_NVIC_SetPriority+0x64>)
  310. 800035e: f000 000f andlt.w r0, r0, #15
  311. 8000362: b2d2 uxtblt r2, r2
  312. NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  313. 8000364: bfa5 ittet ge
  314. 8000366: b2d2 uxtbge r2, r2
  315. 8000368: f500 4061 addge.w r0, r0, #57600 ; 0xe100
  316. SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  317. 800036c: 541a strblt r2, [r3, r0]
  318. NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  319. 800036e: f880 2300 strbge.w r2, [r0, #768] ; 0x300
  320. 8000372: bd30 pop {r4, r5, pc}
  321. 8000374: e000ed00 .word 0xe000ed00
  322. 8000378: e000ed14 .word 0xe000ed14
  323. 0800037c <HAL_NVIC_EnableIRQ>:
  324. NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  325. 800037c: 2301 movs r3, #1
  326. 800037e: 0942 lsrs r2, r0, #5
  327. 8000380: f000 001f and.w r0, r0, #31
  328. 8000384: fa03 f000 lsl.w r0, r3, r0
  329. 8000388: 4b01 ldr r3, [pc, #4] ; (8000390 <HAL_NVIC_EnableIRQ+0x14>)
  330. 800038a: f843 0022 str.w r0, [r3, r2, lsl #2]
  331. 800038e: 4770 bx lr
  332. 8000390: e000e100 .word 0xe000e100
  333. 08000394 <HAL_SYSTICK_Config>:
  334. function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
  335. must contain a vendor-specific implementation of this function.
  336. */
  337. __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
  338. {
  339. if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  340. 8000394: 3801 subs r0, #1
  341. 8000396: f1b0 7f80 cmp.w r0, #16777216 ; 0x1000000
  342. 800039a: d20a bcs.n 80003b2 <HAL_SYSTICK_Config+0x1e>
  343. SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  344. 800039c: 21f0 movs r1, #240 ; 0xf0
  345. {
  346. return (1UL); /* Reload value impossible */
  347. }
  348. SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
  349. 800039e: 4b06 ldr r3, [pc, #24] ; (80003b8 <HAL_SYSTICK_Config+0x24>)
  350. SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  351. 80003a0: 4a06 ldr r2, [pc, #24] ; (80003bc <HAL_SYSTICK_Config+0x28>)
  352. SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
  353. 80003a2: 6058 str r0, [r3, #4]
  354. SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  355. 80003a4: f882 1023 strb.w r1, [r2, #35] ; 0x23
  356. NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  357. SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
  358. 80003a8: 2000 movs r0, #0
  359. SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
  360. 80003aa: 2207 movs r2, #7
  361. SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
  362. 80003ac: 6098 str r0, [r3, #8]
  363. SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
  364. 80003ae: 601a str r2, [r3, #0]
  365. 80003b0: 4770 bx lr
  366. return (1UL); /* Reload value impossible */
  367. 80003b2: 2001 movs r0, #1
  368. * - 1 Function failed.
  369. */
  370. uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
  371. {
  372. return SysTick_Config(TicksNumb);
  373. }
  374. 80003b4: 4770 bx lr
  375. 80003b6: bf00 nop
  376. 80003b8: e000e010 .word 0xe000e010
  377. 80003bc: e000ed00 .word 0xe000ed00
  378. 080003c0 <HAL_DMA_Abort_IT>:
  379. */
  380. HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
  381. {
  382. HAL_StatusTypeDef status = HAL_OK;
  383. if(HAL_DMA_STATE_BUSY != hdma->State)
  384. 80003c0: f890 3021 ldrb.w r3, [r0, #33] ; 0x21
  385. {
  386. 80003c4: b510 push {r4, lr}
  387. if(HAL_DMA_STATE_BUSY != hdma->State)
  388. 80003c6: 2b02 cmp r3, #2
  389. 80003c8: d003 beq.n 80003d2 <HAL_DMA_Abort_IT+0x12>
  390. {
  391. /* no transfer ongoing */
  392. hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
  393. 80003ca: 2304 movs r3, #4
  394. 80003cc: 6383 str r3, [r0, #56] ; 0x38
  395. status = HAL_ERROR;
  396. 80003ce: 2001 movs r0, #1
  397. 80003d0: bd10 pop {r4, pc}
  398. }
  399. else
  400. {
  401. /* Disable DMA IT */
  402. __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
  403. 80003d2: 6803 ldr r3, [r0, #0]
  404. 80003d4: 681a ldr r2, [r3, #0]
  405. 80003d6: f022 020e bic.w r2, r2, #14
  406. 80003da: 601a str r2, [r3, #0]
  407. /* Disable the channel */
  408. __HAL_DMA_DISABLE(hdma);
  409. 80003dc: 681a ldr r2, [r3, #0]
  410. 80003de: f022 0201 bic.w r2, r2, #1
  411. 80003e2: 601a str r2, [r3, #0]
  412. /* Clear all flags */
  413. __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
  414. 80003e4: 4a29 ldr r2, [pc, #164] ; (800048c <HAL_DMA_Abort_IT+0xcc>)
  415. 80003e6: 4293 cmp r3, r2
  416. 80003e8: d924 bls.n 8000434 <HAL_DMA_Abort_IT+0x74>
  417. 80003ea: f502 7262 add.w r2, r2, #904 ; 0x388
  418. 80003ee: 4293 cmp r3, r2
  419. 80003f0: d019 beq.n 8000426 <HAL_DMA_Abort_IT+0x66>
  420. 80003f2: 3214 adds r2, #20
  421. 80003f4: 4293 cmp r3, r2
  422. 80003f6: d018 beq.n 800042a <HAL_DMA_Abort_IT+0x6a>
  423. 80003f8: 3214 adds r2, #20
  424. 80003fa: 4293 cmp r3, r2
  425. 80003fc: d017 beq.n 800042e <HAL_DMA_Abort_IT+0x6e>
  426. 80003fe: 3214 adds r2, #20
  427. 8000400: 4293 cmp r3, r2
  428. 8000402: bf0c ite eq
  429. 8000404: f44f 5380 moveq.w r3, #4096 ; 0x1000
  430. 8000408: f44f 3380 movne.w r3, #65536 ; 0x10000
  431. 800040c: 4a20 ldr r2, [pc, #128] ; (8000490 <HAL_DMA_Abort_IT+0xd0>)
  432. 800040e: 6053 str r3, [r2, #4]
  433. /* Change the DMA state */
  434. hdma->State = HAL_DMA_STATE_READY;
  435. 8000410: 2301 movs r3, #1
  436. /* Process Unlocked */
  437. __HAL_UNLOCK(hdma);
  438. 8000412: 2400 movs r4, #0
  439. hdma->State = HAL_DMA_STATE_READY;
  440. 8000414: f880 3021 strb.w r3, [r0, #33] ; 0x21
  441. /* Call User Abort callback */
  442. if(hdma->XferAbortCallback != NULL)
  443. 8000418: 6b43 ldr r3, [r0, #52] ; 0x34
  444. __HAL_UNLOCK(hdma);
  445. 800041a: f880 4020 strb.w r4, [r0, #32]
  446. if(hdma->XferAbortCallback != NULL)
  447. 800041e: b39b cbz r3, 8000488 <HAL_DMA_Abort_IT+0xc8>
  448. {
  449. hdma->XferAbortCallback(hdma);
  450. 8000420: 4798 blx r3
  451. HAL_StatusTypeDef status = HAL_OK;
  452. 8000422: 4620 mov r0, r4
  453. 8000424: bd10 pop {r4, pc}
  454. __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
  455. 8000426: 2301 movs r3, #1
  456. 8000428: e7f0 b.n 800040c <HAL_DMA_Abort_IT+0x4c>
  457. 800042a: 2310 movs r3, #16
  458. 800042c: e7ee b.n 800040c <HAL_DMA_Abort_IT+0x4c>
  459. 800042e: f44f 7380 mov.w r3, #256 ; 0x100
  460. 8000432: e7eb b.n 800040c <HAL_DMA_Abort_IT+0x4c>
  461. 8000434: 4917 ldr r1, [pc, #92] ; (8000494 <HAL_DMA_Abort_IT+0xd4>)
  462. 8000436: 428b cmp r3, r1
  463. 8000438: d016 beq.n 8000468 <HAL_DMA_Abort_IT+0xa8>
  464. 800043a: 3114 adds r1, #20
  465. 800043c: 428b cmp r3, r1
  466. 800043e: d015 beq.n 800046c <HAL_DMA_Abort_IT+0xac>
  467. 8000440: 3114 adds r1, #20
  468. 8000442: 428b cmp r3, r1
  469. 8000444: d014 beq.n 8000470 <HAL_DMA_Abort_IT+0xb0>
  470. 8000446: 3114 adds r1, #20
  471. 8000448: 428b cmp r3, r1
  472. 800044a: d014 beq.n 8000476 <HAL_DMA_Abort_IT+0xb6>
  473. 800044c: 3114 adds r1, #20
  474. 800044e: 428b cmp r3, r1
  475. 8000450: d014 beq.n 800047c <HAL_DMA_Abort_IT+0xbc>
  476. 8000452: 3114 adds r1, #20
  477. 8000454: 428b cmp r3, r1
  478. 8000456: d014 beq.n 8000482 <HAL_DMA_Abort_IT+0xc2>
  479. 8000458: 4293 cmp r3, r2
  480. 800045a: bf14 ite ne
  481. 800045c: f44f 3380 movne.w r3, #65536 ; 0x10000
  482. 8000460: f04f 7380 moveq.w r3, #16777216 ; 0x1000000
  483. 8000464: 4a0c ldr r2, [pc, #48] ; (8000498 <HAL_DMA_Abort_IT+0xd8>)
  484. 8000466: e7d2 b.n 800040e <HAL_DMA_Abort_IT+0x4e>
  485. 8000468: 2301 movs r3, #1
  486. 800046a: e7fb b.n 8000464 <HAL_DMA_Abort_IT+0xa4>
  487. 800046c: 2310 movs r3, #16
  488. 800046e: e7f9 b.n 8000464 <HAL_DMA_Abort_IT+0xa4>
  489. 8000470: f44f 7380 mov.w r3, #256 ; 0x100
  490. 8000474: e7f6 b.n 8000464 <HAL_DMA_Abort_IT+0xa4>
  491. 8000476: f44f 5380 mov.w r3, #4096 ; 0x1000
  492. 800047a: e7f3 b.n 8000464 <HAL_DMA_Abort_IT+0xa4>
  493. 800047c: f44f 3380 mov.w r3, #65536 ; 0x10000
  494. 8000480: e7f0 b.n 8000464 <HAL_DMA_Abort_IT+0xa4>
  495. 8000482: f44f 1380 mov.w r3, #1048576 ; 0x100000
  496. 8000486: e7ed b.n 8000464 <HAL_DMA_Abort_IT+0xa4>
  497. HAL_StatusTypeDef status = HAL_OK;
  498. 8000488: 4618 mov r0, r3
  499. }
  500. }
  501. return status;
  502. }
  503. 800048a: bd10 pop {r4, pc}
  504. 800048c: 40020080 .word 0x40020080
  505. 8000490: 40020400 .word 0x40020400
  506. 8000494: 40020008 .word 0x40020008
  507. 8000498: 40020000 .word 0x40020000
  508. 0800049c <FLASH_SetErrorCode>:
  509. uint32_t flags = 0U;
  510. #if defined(FLASH_BANK2_END)
  511. if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
  512. #else
  513. if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
  514. 800049c: 4a11 ldr r2, [pc, #68] ; (80004e4 <FLASH_SetErrorCode+0x48>)
  515. 800049e: 68d3 ldr r3, [r2, #12]
  516. 80004a0: f013 0310 ands.w r3, r3, #16
  517. 80004a4: d005 beq.n 80004b2 <FLASH_SetErrorCode+0x16>
  518. #endif /* FLASH_BANK2_END */
  519. {
  520. pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
  521. 80004a6: 4910 ldr r1, [pc, #64] ; (80004e8 <FLASH_SetErrorCode+0x4c>)
  522. 80004a8: 69cb ldr r3, [r1, #28]
  523. 80004aa: f043 0302 orr.w r3, r3, #2
  524. 80004ae: 61cb str r3, [r1, #28]
  525. #if defined(FLASH_BANK2_END)
  526. flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
  527. #else
  528. flags |= FLASH_FLAG_WRPERR;
  529. 80004b0: 2310 movs r3, #16
  530. #endif /* FLASH_BANK2_END */
  531. }
  532. #if defined(FLASH_BANK2_END)
  533. if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
  534. #else
  535. if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
  536. 80004b2: 68d2 ldr r2, [r2, #12]
  537. 80004b4: 0750 lsls r0, r2, #29
  538. 80004b6: d506 bpl.n 80004c6 <FLASH_SetErrorCode+0x2a>
  539. #endif /* FLASH_BANK2_END */
  540. {
  541. pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
  542. 80004b8: 490b ldr r1, [pc, #44] ; (80004e8 <FLASH_SetErrorCode+0x4c>)
  543. #if defined(FLASH_BANK2_END)
  544. flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
  545. #else
  546. flags |= FLASH_FLAG_PGERR;
  547. 80004ba: f043 0304 orr.w r3, r3, #4
  548. pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
  549. 80004be: 69ca ldr r2, [r1, #28]
  550. 80004c0: f042 0201 orr.w r2, r2, #1
  551. 80004c4: 61ca str r2, [r1, #28]
  552. #endif /* FLASH_BANK2_END */
  553. }
  554. if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
  555. 80004c6: 4a07 ldr r2, [pc, #28] ; (80004e4 <FLASH_SetErrorCode+0x48>)
  556. 80004c8: 69d1 ldr r1, [r2, #28]
  557. 80004ca: 07c9 lsls r1, r1, #31
  558. 80004cc: d508 bpl.n 80004e0 <FLASH_SetErrorCode+0x44>
  559. {
  560. pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
  561. 80004ce: 4806 ldr r0, [pc, #24] ; (80004e8 <FLASH_SetErrorCode+0x4c>)
  562. 80004d0: 69c1 ldr r1, [r0, #28]
  563. 80004d2: f041 0104 orr.w r1, r1, #4
  564. 80004d6: 61c1 str r1, [r0, #28]
  565. __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
  566. 80004d8: 69d1 ldr r1, [r2, #28]
  567. 80004da: f021 0101 bic.w r1, r1, #1
  568. 80004de: 61d1 str r1, [r2, #28]
  569. }
  570. /* Clear FLASH error pending bits */
  571. __HAL_FLASH_CLEAR_FLAG(flags);
  572. 80004e0: 60d3 str r3, [r2, #12]
  573. 80004e2: 4770 bx lr
  574. 80004e4: 40022000 .word 0x40022000
  575. 80004e8: 20000190 .word 0x20000190
  576. 080004ec <HAL_FLASH_Unlock>:
  577. if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
  578. 80004ec: 4b06 ldr r3, [pc, #24] ; (8000508 <HAL_FLASH_Unlock+0x1c>)
  579. 80004ee: 6918 ldr r0, [r3, #16]
  580. 80004f0: f010 0080 ands.w r0, r0, #128 ; 0x80
  581. 80004f4: d007 beq.n 8000506 <HAL_FLASH_Unlock+0x1a>
  582. WRITE_REG(FLASH->KEYR, FLASH_KEY1);
  583. 80004f6: 4a05 ldr r2, [pc, #20] ; (800050c <HAL_FLASH_Unlock+0x20>)
  584. 80004f8: 605a str r2, [r3, #4]
  585. WRITE_REG(FLASH->KEYR, FLASH_KEY2);
  586. 80004fa: f102 3288 add.w r2, r2, #2290649224 ; 0x88888888
  587. 80004fe: 605a str r2, [r3, #4]
  588. if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
  589. 8000500: 6918 ldr r0, [r3, #16]
  590. HAL_StatusTypeDef status = HAL_OK;
  591. 8000502: f3c0 10c0 ubfx r0, r0, #7, #1
  592. }
  593. 8000506: 4770 bx lr
  594. 8000508: 40022000 .word 0x40022000
  595. 800050c: 45670123 .word 0x45670123
  596. 08000510 <HAL_FLASH_Lock>:
  597. SET_BIT(FLASH->CR, FLASH_CR_LOCK);
  598. 8000510: 4a03 ldr r2, [pc, #12] ; (8000520 <HAL_FLASH_Lock+0x10>)
  599. }
  600. 8000512: 2000 movs r0, #0
  601. SET_BIT(FLASH->CR, FLASH_CR_LOCK);
  602. 8000514: 6913 ldr r3, [r2, #16]
  603. 8000516: f043 0380 orr.w r3, r3, #128 ; 0x80
  604. 800051a: 6113 str r3, [r2, #16]
  605. }
  606. 800051c: 4770 bx lr
  607. 800051e: bf00 nop
  608. 8000520: 40022000 .word 0x40022000
  609. 08000524 <FLASH_WaitForLastOperation>:
  610. {
  611. 8000524: b5f8 push {r3, r4, r5, r6, r7, lr}
  612. 8000526: 4606 mov r6, r0
  613. uint32_t tickstart = HAL_GetTick();
  614. 8000528: f7ff feca bl 80002c0 <HAL_GetTick>
  615. while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
  616. 800052c: 4c11 ldr r4, [pc, #68] ; (8000574 <FLASH_WaitForLastOperation+0x50>)
  617. uint32_t tickstart = HAL_GetTick();
  618. 800052e: 4607 mov r7, r0
  619. 8000530: 4625 mov r5, r4
  620. while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
  621. 8000532: 68e3 ldr r3, [r4, #12]
  622. 8000534: 07d8 lsls r0, r3, #31
  623. 8000536: d412 bmi.n 800055e <FLASH_WaitForLastOperation+0x3a>
  624. if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
  625. 8000538: 68e3 ldr r3, [r4, #12]
  626. 800053a: 0699 lsls r1, r3, #26
  627. __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
  628. 800053c: bf44 itt mi
  629. 800053e: 2320 movmi r3, #32
  630. 8000540: 60e3 strmi r3, [r4, #12]
  631. if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||
  632. 8000542: 68eb ldr r3, [r5, #12]
  633. 8000544: 06da lsls r2, r3, #27
  634. 8000546: d406 bmi.n 8000556 <FLASH_WaitForLastOperation+0x32>
  635. __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) ||
  636. 8000548: 69eb ldr r3, [r5, #28]
  637. if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||
  638. 800054a: 07db lsls r3, r3, #31
  639. 800054c: d403 bmi.n 8000556 <FLASH_WaitForLastOperation+0x32>
  640. __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
  641. 800054e: 68e8 ldr r0, [r5, #12]
  642. __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) ||
  643. 8000550: f010 0004 ands.w r0, r0, #4
  644. 8000554: d002 beq.n 800055c <FLASH_WaitForLastOperation+0x38>
  645. FLASH_SetErrorCode();
  646. 8000556: f7ff ffa1 bl 800049c <FLASH_SetErrorCode>
  647. return HAL_ERROR;
  648. 800055a: 2001 movs r0, #1
  649. }
  650. 800055c: bdf8 pop {r3, r4, r5, r6, r7, pc}
  651. if (Timeout != HAL_MAX_DELAY)
  652. 800055e: 1c73 adds r3, r6, #1
  653. 8000560: d0e7 beq.n 8000532 <FLASH_WaitForLastOperation+0xe>
  654. if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
  655. 8000562: b90e cbnz r6, 8000568 <FLASH_WaitForLastOperation+0x44>
  656. return HAL_TIMEOUT;
  657. 8000564: 2003 movs r0, #3
  658. 8000566: bdf8 pop {r3, r4, r5, r6, r7, pc}
  659. if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
  660. 8000568: f7ff feaa bl 80002c0 <HAL_GetTick>
  661. 800056c: 1bc0 subs r0, r0, r7
  662. 800056e: 4286 cmp r6, r0
  663. 8000570: d2df bcs.n 8000532 <FLASH_WaitForLastOperation+0xe>
  664. 8000572: e7f7 b.n 8000564 <FLASH_WaitForLastOperation+0x40>
  665. 8000574: 40022000 .word 0x40022000
  666. 08000578 <HAL_FLASH_Program>:
  667. {
  668. 8000578: e92d 4ff8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  669. __HAL_LOCK(&pFlash);
  670. 800057c: 4c1f ldr r4, [pc, #124] ; (80005fc <HAL_FLASH_Program+0x84>)
  671. {
  672. 800057e: 4699 mov r9, r3
  673. __HAL_LOCK(&pFlash);
  674. 8000580: 7e23 ldrb r3, [r4, #24]
  675. {
  676. 8000582: 4605 mov r5, r0
  677. __HAL_LOCK(&pFlash);
  678. 8000584: 2b01 cmp r3, #1
  679. {
  680. 8000586: 460f mov r7, r1
  681. 8000588: 4690 mov r8, r2
  682. __HAL_LOCK(&pFlash);
  683. 800058a: d033 beq.n 80005f4 <HAL_FLASH_Program+0x7c>
  684. 800058c: 2301 movs r3, #1
  685. status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
  686. 800058e: f24c 3050 movw r0, #50000 ; 0xc350
  687. __HAL_LOCK(&pFlash);
  688. 8000592: 7623 strb r3, [r4, #24]
  689. status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
  690. 8000594: f7ff ffc6 bl 8000524 <FLASH_WaitForLastOperation>
  691. if(status == HAL_OK)
  692. 8000598: bb40 cbnz r0, 80005ec <HAL_FLASH_Program+0x74>
  693. if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
  694. 800059a: 2d01 cmp r5, #1
  695. 800059c: d003 beq.n 80005a6 <HAL_FLASH_Program+0x2e>
  696. nbiterations = 4U;
  697. 800059e: 2d02 cmp r5, #2
  698. 80005a0: bf0c ite eq
  699. 80005a2: 2502 moveq r5, #2
  700. 80005a4: 2504 movne r5, #4
  701. 80005a6: 2600 movs r6, #0
  702. pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
  703. 80005a8: 46b2 mov sl, r6
  704. SET_BIT(FLASH->CR, FLASH_CR_PG);
  705. 80005aa: f8df b054 ldr.w fp, [pc, #84] ; 8000600 <HAL_FLASH_Program+0x88>
  706. FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
  707. 80005ae: 0132 lsls r2, r6, #4
  708. 80005b0: 4640 mov r0, r8
  709. 80005b2: 4649 mov r1, r9
  710. 80005b4: f7ff fe36 bl 8000224 <__aeabi_llsr>
  711. pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
  712. 80005b8: f8c4 a01c str.w sl, [r4, #28]
  713. SET_BIT(FLASH->CR, FLASH_CR_PG);
  714. 80005bc: f8db 3010 ldr.w r3, [fp, #16]
  715. FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
  716. 80005c0: b280 uxth r0, r0
  717. SET_BIT(FLASH->CR, FLASH_CR_PG);
  718. 80005c2: f043 0301 orr.w r3, r3, #1
  719. 80005c6: f8cb 3010 str.w r3, [fp, #16]
  720. *(__IO uint16_t*)Address = Data;
  721. 80005ca: f827 0016 strh.w r0, [r7, r6, lsl #1]
  722. status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
  723. 80005ce: f24c 3050 movw r0, #50000 ; 0xc350
  724. 80005d2: f7ff ffa7 bl 8000524 <FLASH_WaitForLastOperation>
  725. CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
  726. 80005d6: f8db 3010 ldr.w r3, [fp, #16]
  727. 80005da: f023 0301 bic.w r3, r3, #1
  728. 80005de: f8cb 3010 str.w r3, [fp, #16]
  729. if (status != HAL_OK)
  730. 80005e2: b918 cbnz r0, 80005ec <HAL_FLASH_Program+0x74>
  731. 80005e4: 3601 adds r6, #1
  732. for (index = 0U; index < nbiterations; index++)
  733. 80005e6: b2f3 uxtb r3, r6
  734. 80005e8: 429d cmp r5, r3
  735. 80005ea: d8e0 bhi.n 80005ae <HAL_FLASH_Program+0x36>
  736. __HAL_UNLOCK(&pFlash);
  737. 80005ec: 2300 movs r3, #0
  738. 80005ee: 7623 strb r3, [r4, #24]
  739. return status;
  740. 80005f0: e8bd 8ff8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  741. __HAL_LOCK(&pFlash);
  742. 80005f4: 2002 movs r0, #2
  743. }
  744. 80005f6: e8bd 8ff8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  745. 80005fa: bf00 nop
  746. 80005fc: 20000190 .word 0x20000190
  747. 8000600: 40022000 .word 0x40022000
  748. 08000604 <HAL_GPIO_Init>:
  749. * @param GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  750. * the configuration information for the specified GPIO peripheral.
  751. * @retval None
  752. */
  753. void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
  754. {
  755. 8000604: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  756. uint32_t position;
  757. uint32_t ioposition = 0x00U;
  758. uint32_t iocurrent = 0x00U;
  759. uint32_t temp = 0x00U;
  760. uint32_t config = 0x00U;
  761. 8000608: 2200 movs r2, #0
  762. assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  763. assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  764. assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  765. /* Configure the port pins */
  766. for (position = 0U; position < GPIO_NUMBER; position++)
  767. 800060a: 4616 mov r6, r2
  768. /*--------------------- EXTI Mode Configuration ------------------------*/
  769. /* Configure the External Interrupt or event for the current IO */
  770. if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
  771. {
  772. /* Enable AFIO Clock */
  773. __HAL_RCC_AFIO_CLK_ENABLE();
  774. 800060c: 4f6c ldr r7, [pc, #432] ; (80007c0 <HAL_GPIO_Init+0x1bc>)
  775. 800060e: 4b6d ldr r3, [pc, #436] ; (80007c4 <HAL_GPIO_Init+0x1c0>)
  776. temp = AFIO->EXTICR[position >> 2U];
  777. CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
  778. SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
  779. 8000610: f8df e1b8 ldr.w lr, [pc, #440] ; 80007cc <HAL_GPIO_Init+0x1c8>
  780. switch (GPIO_Init->Mode)
  781. 8000614: f8df c1b8 ldr.w ip, [pc, #440] ; 80007d0 <HAL_GPIO_Init+0x1cc>
  782. ioposition = (0x01U << position);
  783. 8000618: f04f 0801 mov.w r8, #1
  784. iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
  785. 800061c: 680c ldr r4, [r1, #0]
  786. ioposition = (0x01U << position);
  787. 800061e: fa08 f806 lsl.w r8, r8, r6
  788. iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
  789. 8000622: ea08 0404 and.w r4, r8, r4
  790. if (iocurrent == ioposition)
  791. 8000626: 45a0 cmp r8, r4
  792. 8000628: f040 8085 bne.w 8000736 <HAL_GPIO_Init+0x132>
  793. switch (GPIO_Init->Mode)
  794. 800062c: 684d ldr r5, [r1, #4]
  795. 800062e: 2d12 cmp r5, #18
  796. 8000630: f000 80b7 beq.w 80007a2 <HAL_GPIO_Init+0x19e>
  797. 8000634: f200 808d bhi.w 8000752 <HAL_GPIO_Init+0x14e>
  798. 8000638: 2d02 cmp r5, #2
  799. 800063a: f000 80af beq.w 800079c <HAL_GPIO_Init+0x198>
  800. 800063e: f200 8081 bhi.w 8000744 <HAL_GPIO_Init+0x140>
  801. 8000642: 2d00 cmp r5, #0
  802. 8000644: f000 8091 beq.w 800076a <HAL_GPIO_Init+0x166>
  803. 8000648: 2d01 cmp r5, #1
  804. 800064a: f000 80a5 beq.w 8000798 <HAL_GPIO_Init+0x194>
  805. MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
  806. 800064e: f04f 090f mov.w r9, #15
  807. configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH;
  808. 8000652: 2cff cmp r4, #255 ; 0xff
  809. 8000654: bf93 iteet ls
  810. 8000656: 4682 movls sl, r0
  811. 8000658: f106 4580 addhi.w r5, r6, #1073741824 ; 0x40000000
  812. 800065c: 3d08 subhi r5, #8
  813. 800065e: f8d0 b000 ldrls.w fp, [r0]
  814. 8000662: bf92 itee ls
  815. 8000664: 00b5 lslls r5, r6, #2
  816. 8000666: f8d0 b004 ldrhi.w fp, [r0, #4]
  817. 800066a: 00ad lslhi r5, r5, #2
  818. MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
  819. 800066c: fa09 f805 lsl.w r8, r9, r5
  820. 8000670: ea2b 0808 bic.w r8, fp, r8
  821. 8000674: fa02 f505 lsl.w r5, r2, r5
  822. configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH;
  823. 8000678: bf88 it hi
  824. 800067a: f100 0a04 addhi.w sl, r0, #4
  825. MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
  826. 800067e: ea48 0505 orr.w r5, r8, r5
  827. 8000682: f8ca 5000 str.w r5, [sl]
  828. if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
  829. 8000686: f8d1 a004 ldr.w sl, [r1, #4]
  830. 800068a: f01a 5f80 tst.w sl, #268435456 ; 0x10000000
  831. 800068e: d052 beq.n 8000736 <HAL_GPIO_Init+0x132>
  832. __HAL_RCC_AFIO_CLK_ENABLE();
  833. 8000690: 69bd ldr r5, [r7, #24]
  834. 8000692: f026 0803 bic.w r8, r6, #3
  835. 8000696: f045 0501 orr.w r5, r5, #1
  836. 800069a: 61bd str r5, [r7, #24]
  837. 800069c: 69bd ldr r5, [r7, #24]
  838. 800069e: f108 4880 add.w r8, r8, #1073741824 ; 0x40000000
  839. 80006a2: f005 0501 and.w r5, r5, #1
  840. 80006a6: 9501 str r5, [sp, #4]
  841. 80006a8: f508 3880 add.w r8, r8, #65536 ; 0x10000
  842. CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
  843. 80006ac: f006 0b03 and.w fp, r6, #3
  844. __HAL_RCC_AFIO_CLK_ENABLE();
  845. 80006b0: 9d01 ldr r5, [sp, #4]
  846. CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
  847. 80006b2: ea4f 0b8b mov.w fp, fp, lsl #2
  848. temp = AFIO->EXTICR[position >> 2U];
  849. 80006b6: f8d8 5008 ldr.w r5, [r8, #8]
  850. CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
  851. 80006ba: fa09 f90b lsl.w r9, r9, fp
  852. 80006be: ea25 0909 bic.w r9, r5, r9
  853. SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
  854. 80006c2: 4d41 ldr r5, [pc, #260] ; (80007c8 <HAL_GPIO_Init+0x1c4>)
  855. 80006c4: 42a8 cmp r0, r5
  856. 80006c6: d071 beq.n 80007ac <HAL_GPIO_Init+0x1a8>
  857. 80006c8: f505 6580 add.w r5, r5, #1024 ; 0x400
  858. 80006cc: 42a8 cmp r0, r5
  859. 80006ce: d06f beq.n 80007b0 <HAL_GPIO_Init+0x1ac>
  860. 80006d0: f505 6580 add.w r5, r5, #1024 ; 0x400
  861. 80006d4: 42a8 cmp r0, r5
  862. 80006d6: d06d beq.n 80007b4 <HAL_GPIO_Init+0x1b0>
  863. 80006d8: f505 6580 add.w r5, r5, #1024 ; 0x400
  864. 80006dc: 42a8 cmp r0, r5
  865. 80006de: d06b beq.n 80007b8 <HAL_GPIO_Init+0x1b4>
  866. 80006e0: f505 6580 add.w r5, r5, #1024 ; 0x400
  867. 80006e4: 42a8 cmp r0, r5
  868. 80006e6: d069 beq.n 80007bc <HAL_GPIO_Init+0x1b8>
  869. 80006e8: 4570 cmp r0, lr
  870. 80006ea: bf0c ite eq
  871. 80006ec: 2505 moveq r5, #5
  872. 80006ee: 2506 movne r5, #6
  873. 80006f0: fa05 f50b lsl.w r5, r5, fp
  874. 80006f4: ea45 0509 orr.w r5, r5, r9
  875. AFIO->EXTICR[position >> 2U] = temp;
  876. 80006f8: f8c8 5008 str.w r5, [r8, #8]
  877. /* Configure the interrupt mask */
  878. if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
  879. {
  880. SET_BIT(EXTI->IMR, iocurrent);
  881. 80006fc: 681d ldr r5, [r3, #0]
  882. if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
  883. 80006fe: f41a 3f80 tst.w sl, #65536 ; 0x10000
  884. SET_BIT(EXTI->IMR, iocurrent);
  885. 8000702: bf14 ite ne
  886. 8000704: 4325 orrne r5, r4
  887. }
  888. else
  889. {
  890. CLEAR_BIT(EXTI->IMR, iocurrent);
  891. 8000706: 43a5 biceq r5, r4
  892. 8000708: 601d str r5, [r3, #0]
  893. }
  894. /* Configure the event mask */
  895. if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
  896. {
  897. SET_BIT(EXTI->EMR, iocurrent);
  898. 800070a: 685d ldr r5, [r3, #4]
  899. if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
  900. 800070c: f41a 3f00 tst.w sl, #131072 ; 0x20000
  901. SET_BIT(EXTI->EMR, iocurrent);
  902. 8000710: bf14 ite ne
  903. 8000712: 4325 orrne r5, r4
  904. }
  905. else
  906. {
  907. CLEAR_BIT(EXTI->EMR, iocurrent);
  908. 8000714: 43a5 biceq r5, r4
  909. 8000716: 605d str r5, [r3, #4]
  910. }
  911. /* Enable or disable the rising trigger */
  912. if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
  913. {
  914. SET_BIT(EXTI->RTSR, iocurrent);
  915. 8000718: 689d ldr r5, [r3, #8]
  916. if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
  917. 800071a: f41a 1f80 tst.w sl, #1048576 ; 0x100000
  918. SET_BIT(EXTI->RTSR, iocurrent);
  919. 800071e: bf14 ite ne
  920. 8000720: 4325 orrne r5, r4
  921. }
  922. else
  923. {
  924. CLEAR_BIT(EXTI->RTSR, iocurrent);
  925. 8000722: 43a5 biceq r5, r4
  926. 8000724: 609d str r5, [r3, #8]
  927. }
  928. /* Enable or disable the falling trigger */
  929. if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
  930. {
  931. SET_BIT(EXTI->FTSR, iocurrent);
  932. 8000726: 68dd ldr r5, [r3, #12]
  933. if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
  934. 8000728: f41a 1f00 tst.w sl, #2097152 ; 0x200000
  935. SET_BIT(EXTI->FTSR, iocurrent);
  936. 800072c: bf14 ite ne
  937. 800072e: 432c orrne r4, r5
  938. }
  939. else
  940. {
  941. CLEAR_BIT(EXTI->FTSR, iocurrent);
  942. 8000730: ea25 0404 biceq.w r4, r5, r4
  943. 8000734: 60dc str r4, [r3, #12]
  944. for (position = 0U; position < GPIO_NUMBER; position++)
  945. 8000736: 3601 adds r6, #1
  946. 8000738: 2e10 cmp r6, #16
  947. 800073a: f47f af6d bne.w 8000618 <HAL_GPIO_Init+0x14>
  948. }
  949. }
  950. }
  951. }
  952. }
  953. 800073e: b003 add sp, #12
  954. 8000740: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  955. switch (GPIO_Init->Mode)
  956. 8000744: 2d03 cmp r5, #3
  957. 8000746: d025 beq.n 8000794 <HAL_GPIO_Init+0x190>
  958. 8000748: 2d11 cmp r5, #17
  959. 800074a: d180 bne.n 800064e <HAL_GPIO_Init+0x4a>
  960. config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
  961. 800074c: 68ca ldr r2, [r1, #12]
  962. 800074e: 3204 adds r2, #4
  963. break;
  964. 8000750: e77d b.n 800064e <HAL_GPIO_Init+0x4a>
  965. switch (GPIO_Init->Mode)
  966. 8000752: 4565 cmp r5, ip
  967. 8000754: d009 beq.n 800076a <HAL_GPIO_Init+0x166>
  968. 8000756: d812 bhi.n 800077e <HAL_GPIO_Init+0x17a>
  969. 8000758: f8df 9078 ldr.w r9, [pc, #120] ; 80007d4 <HAL_GPIO_Init+0x1d0>
  970. 800075c: 454d cmp r5, r9
  971. 800075e: d004 beq.n 800076a <HAL_GPIO_Init+0x166>
  972. 8000760: f509 3980 add.w r9, r9, #65536 ; 0x10000
  973. 8000764: 454d cmp r5, r9
  974. 8000766: f47f af72 bne.w 800064e <HAL_GPIO_Init+0x4a>
  975. if (GPIO_Init->Pull == GPIO_NOPULL)
  976. 800076a: 688a ldr r2, [r1, #8]
  977. 800076c: b1e2 cbz r2, 80007a8 <HAL_GPIO_Init+0x1a4>
  978. else if (GPIO_Init->Pull == GPIO_PULLUP)
  979. 800076e: 2a01 cmp r2, #1
  980. GPIOx->BSRR = ioposition;
  981. 8000770: bf0c ite eq
  982. 8000772: f8c0 8010 streq.w r8, [r0, #16]
  983. GPIOx->BRR = ioposition;
  984. 8000776: f8c0 8014 strne.w r8, [r0, #20]
  985. config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
  986. 800077a: 2208 movs r2, #8
  987. 800077c: e767 b.n 800064e <HAL_GPIO_Init+0x4a>
  988. switch (GPIO_Init->Mode)
  989. 800077e: f8df 9058 ldr.w r9, [pc, #88] ; 80007d8 <HAL_GPIO_Init+0x1d4>
  990. 8000782: 454d cmp r5, r9
  991. 8000784: d0f1 beq.n 800076a <HAL_GPIO_Init+0x166>
  992. 8000786: f509 3980 add.w r9, r9, #65536 ; 0x10000
  993. 800078a: 454d cmp r5, r9
  994. 800078c: d0ed beq.n 800076a <HAL_GPIO_Init+0x166>
  995. 800078e: f5a9 1980 sub.w r9, r9, #1048576 ; 0x100000
  996. 8000792: e7e7 b.n 8000764 <HAL_GPIO_Init+0x160>
  997. config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
  998. 8000794: 2200 movs r2, #0
  999. 8000796: e75a b.n 800064e <HAL_GPIO_Init+0x4a>
  1000. config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
  1001. 8000798: 68ca ldr r2, [r1, #12]
  1002. break;
  1003. 800079a: e758 b.n 800064e <HAL_GPIO_Init+0x4a>
  1004. config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
  1005. 800079c: 68ca ldr r2, [r1, #12]
  1006. 800079e: 3208 adds r2, #8
  1007. break;
  1008. 80007a0: e755 b.n 800064e <HAL_GPIO_Init+0x4a>
  1009. config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
  1010. 80007a2: 68ca ldr r2, [r1, #12]
  1011. 80007a4: 320c adds r2, #12
  1012. break;
  1013. 80007a6: e752 b.n 800064e <HAL_GPIO_Init+0x4a>
  1014. config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
  1015. 80007a8: 2204 movs r2, #4
  1016. 80007aa: e750 b.n 800064e <HAL_GPIO_Init+0x4a>
  1017. SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
  1018. 80007ac: 2500 movs r5, #0
  1019. 80007ae: e79f b.n 80006f0 <HAL_GPIO_Init+0xec>
  1020. 80007b0: 2501 movs r5, #1
  1021. 80007b2: e79d b.n 80006f0 <HAL_GPIO_Init+0xec>
  1022. 80007b4: 2502 movs r5, #2
  1023. 80007b6: e79b b.n 80006f0 <HAL_GPIO_Init+0xec>
  1024. 80007b8: 2503 movs r5, #3
  1025. 80007ba: e799 b.n 80006f0 <HAL_GPIO_Init+0xec>
  1026. 80007bc: 2504 movs r5, #4
  1027. 80007be: e797 b.n 80006f0 <HAL_GPIO_Init+0xec>
  1028. 80007c0: 40021000 .word 0x40021000
  1029. 80007c4: 40010400 .word 0x40010400
  1030. 80007c8: 40010800 .word 0x40010800
  1031. 80007cc: 40011c00 .word 0x40011c00
  1032. 80007d0: 10210000 .word 0x10210000
  1033. 80007d4: 10110000 .word 0x10110000
  1034. 80007d8: 10310000 .word 0x10310000
  1035. 080007dc <HAL_GPIO_WritePin>:
  1036. {
  1037. /* Check the parameters */
  1038. assert_param(IS_GPIO_PIN(GPIO_Pin));
  1039. assert_param(IS_GPIO_PIN_ACTION(PinState));
  1040. if (PinState != GPIO_PIN_RESET)
  1041. 80007dc: b10a cbz r2, 80007e2 <HAL_GPIO_WritePin+0x6>
  1042. {
  1043. GPIOx->BSRR = GPIO_Pin;
  1044. }
  1045. else
  1046. {
  1047. GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  1048. 80007de: 6101 str r1, [r0, #16]
  1049. 80007e0: 4770 bx lr
  1050. 80007e2: 0409 lsls r1, r1, #16
  1051. 80007e4: e7fb b.n 80007de <HAL_GPIO_WritePin+0x2>
  1052. 080007e6 <HAL_GPIO_TogglePin>:
  1053. void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
  1054. {
  1055. /* Check the parameters */
  1056. assert_param(IS_GPIO_PIN(GPIO_Pin));
  1057. GPIOx->ODR ^= GPIO_Pin;
  1058. 80007e6: 68c3 ldr r3, [r0, #12]
  1059. 80007e8: 4059 eors r1, r3
  1060. 80007ea: 60c1 str r1, [r0, #12]
  1061. 80007ec: 4770 bx lr
  1062. ...
  1063. 080007f0 <HAL_RCC_OscConfig>:
  1064. /* Check the parameters */
  1065. assert_param(RCC_OscInitStruct != NULL);
  1066. assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  1067. /*------------------------------- HSE Configuration ------------------------*/
  1068. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  1069. 80007f0: 6803 ldr r3, [r0, #0]
  1070. {
  1071. 80007f2: e92d 41f3 stmdb sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  1072. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  1073. 80007f6: 07db lsls r3, r3, #31
  1074. {
  1075. 80007f8: 4605 mov r5, r0
  1076. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  1077. 80007fa: d410 bmi.n 800081e <HAL_RCC_OscConfig+0x2e>
  1078. }
  1079. }
  1080. }
  1081. }
  1082. /*----------------------------- HSI Configuration --------------------------*/
  1083. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
  1084. 80007fc: 682b ldr r3, [r5, #0]
  1085. 80007fe: 079f lsls r7, r3, #30
  1086. 8000800: d45e bmi.n 80008c0 <HAL_RCC_OscConfig+0xd0>
  1087. }
  1088. }
  1089. }
  1090. }
  1091. /*------------------------------ LSI Configuration -------------------------*/
  1092. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
  1093. 8000802: 682b ldr r3, [r5, #0]
  1094. 8000804: 0719 lsls r1, r3, #28
  1095. 8000806: f100 8095 bmi.w 8000934 <HAL_RCC_OscConfig+0x144>
  1096. }
  1097. }
  1098. }
  1099. }
  1100. /*------------------------------ LSE Configuration -------------------------*/
  1101. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  1102. 800080a: 682b ldr r3, [r5, #0]
  1103. 800080c: 075a lsls r2, r3, #29
  1104. 800080e: f100 80bf bmi.w 8000990 <HAL_RCC_OscConfig+0x1a0>
  1105. #endif /* RCC_CR_PLL2ON */
  1106. /*-------------------------------- PLL Configuration -----------------------*/
  1107. /* Check the parameters */
  1108. assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  1109. if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  1110. 8000812: 69ea ldr r2, [r5, #28]
  1111. 8000814: 2a00 cmp r2, #0
  1112. 8000816: f040 812d bne.w 8000a74 <HAL_RCC_OscConfig+0x284>
  1113. {
  1114. return HAL_ERROR;
  1115. }
  1116. }
  1117. return HAL_OK;
  1118. 800081a: 2000 movs r0, #0
  1119. 800081c: e014 b.n 8000848 <HAL_RCC_OscConfig+0x58>
  1120. if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
  1121. 800081e: 4c90 ldr r4, [pc, #576] ; (8000a60 <HAL_RCC_OscConfig+0x270>)
  1122. 8000820: 6863 ldr r3, [r4, #4]
  1123. 8000822: f003 030c and.w r3, r3, #12
  1124. 8000826: 2b04 cmp r3, #4
  1125. 8000828: d007 beq.n 800083a <HAL_RCC_OscConfig+0x4a>
  1126. || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
  1127. 800082a: 6863 ldr r3, [r4, #4]
  1128. 800082c: f003 030c and.w r3, r3, #12
  1129. 8000830: 2b08 cmp r3, #8
  1130. 8000832: d10c bne.n 800084e <HAL_RCC_OscConfig+0x5e>
  1131. 8000834: 6863 ldr r3, [r4, #4]
  1132. 8000836: 03de lsls r6, r3, #15
  1133. 8000838: d509 bpl.n 800084e <HAL_RCC_OscConfig+0x5e>
  1134. if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
  1135. 800083a: 6823 ldr r3, [r4, #0]
  1136. 800083c: 039c lsls r4, r3, #14
  1137. 800083e: d5dd bpl.n 80007fc <HAL_RCC_OscConfig+0xc>
  1138. 8000840: 686b ldr r3, [r5, #4]
  1139. 8000842: 2b00 cmp r3, #0
  1140. 8000844: d1da bne.n 80007fc <HAL_RCC_OscConfig+0xc>
  1141. return HAL_ERROR;
  1142. 8000846: 2001 movs r0, #1
  1143. }
  1144. 8000848: b002 add sp, #8
  1145. 800084a: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  1146. __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  1147. 800084e: 686b ldr r3, [r5, #4]
  1148. 8000850: f5b3 3f80 cmp.w r3, #65536 ; 0x10000
  1149. 8000854: d110 bne.n 8000878 <HAL_RCC_OscConfig+0x88>
  1150. 8000856: 6823 ldr r3, [r4, #0]
  1151. 8000858: f443 3380 orr.w r3, r3, #65536 ; 0x10000
  1152. 800085c: 6023 str r3, [r4, #0]
  1153. tickstart = HAL_GetTick();
  1154. 800085e: f7ff fd2f bl 80002c0 <HAL_GetTick>
  1155. 8000862: 4606 mov r6, r0
  1156. while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
  1157. 8000864: 6823 ldr r3, [r4, #0]
  1158. 8000866: 0398 lsls r0, r3, #14
  1159. 8000868: d4c8 bmi.n 80007fc <HAL_RCC_OscConfig+0xc>
  1160. if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
  1161. 800086a: f7ff fd29 bl 80002c0 <HAL_GetTick>
  1162. 800086e: 1b80 subs r0, r0, r6
  1163. 8000870: 2864 cmp r0, #100 ; 0x64
  1164. 8000872: d9f7 bls.n 8000864 <HAL_RCC_OscConfig+0x74>
  1165. return HAL_TIMEOUT;
  1166. 8000874: 2003 movs r0, #3
  1167. 8000876: e7e7 b.n 8000848 <HAL_RCC_OscConfig+0x58>
  1168. __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  1169. 8000878: b99b cbnz r3, 80008a2 <HAL_RCC_OscConfig+0xb2>
  1170. 800087a: 6823 ldr r3, [r4, #0]
  1171. 800087c: f423 3380 bic.w r3, r3, #65536 ; 0x10000
  1172. 8000880: 6023 str r3, [r4, #0]
  1173. 8000882: 6823 ldr r3, [r4, #0]
  1174. 8000884: f423 2380 bic.w r3, r3, #262144 ; 0x40000
  1175. 8000888: 6023 str r3, [r4, #0]
  1176. tickstart = HAL_GetTick();
  1177. 800088a: f7ff fd19 bl 80002c0 <HAL_GetTick>
  1178. 800088e: 4606 mov r6, r0
  1179. while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
  1180. 8000890: 6823 ldr r3, [r4, #0]
  1181. 8000892: 0399 lsls r1, r3, #14
  1182. 8000894: d5b2 bpl.n 80007fc <HAL_RCC_OscConfig+0xc>
  1183. if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
  1184. 8000896: f7ff fd13 bl 80002c0 <HAL_GetTick>
  1185. 800089a: 1b80 subs r0, r0, r6
  1186. 800089c: 2864 cmp r0, #100 ; 0x64
  1187. 800089e: d9f7 bls.n 8000890 <HAL_RCC_OscConfig+0xa0>
  1188. 80008a0: e7e8 b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1189. __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  1190. 80008a2: f5b3 2fa0 cmp.w r3, #327680 ; 0x50000
  1191. 80008a6: 6823 ldr r3, [r4, #0]
  1192. 80008a8: d103 bne.n 80008b2 <HAL_RCC_OscConfig+0xc2>
  1193. 80008aa: f443 2380 orr.w r3, r3, #262144 ; 0x40000
  1194. 80008ae: 6023 str r3, [r4, #0]
  1195. 80008b0: e7d1 b.n 8000856 <HAL_RCC_OscConfig+0x66>
  1196. 80008b2: f423 3380 bic.w r3, r3, #65536 ; 0x10000
  1197. 80008b6: 6023 str r3, [r4, #0]
  1198. 80008b8: 6823 ldr r3, [r4, #0]
  1199. 80008ba: f423 2380 bic.w r3, r3, #262144 ; 0x40000
  1200. 80008be: e7cd b.n 800085c <HAL_RCC_OscConfig+0x6c>
  1201. if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
  1202. 80008c0: 4c67 ldr r4, [pc, #412] ; (8000a60 <HAL_RCC_OscConfig+0x270>)
  1203. 80008c2: 6863 ldr r3, [r4, #4]
  1204. 80008c4: f013 0f0c tst.w r3, #12
  1205. 80008c8: d007 beq.n 80008da <HAL_RCC_OscConfig+0xea>
  1206. || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
  1207. 80008ca: 6863 ldr r3, [r4, #4]
  1208. 80008cc: f003 030c and.w r3, r3, #12
  1209. 80008d0: 2b08 cmp r3, #8
  1210. 80008d2: d110 bne.n 80008f6 <HAL_RCC_OscConfig+0x106>
  1211. 80008d4: 6863 ldr r3, [r4, #4]
  1212. 80008d6: 03da lsls r2, r3, #15
  1213. 80008d8: d40d bmi.n 80008f6 <HAL_RCC_OscConfig+0x106>
  1214. if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
  1215. 80008da: 6823 ldr r3, [r4, #0]
  1216. 80008dc: 079b lsls r3, r3, #30
  1217. 80008de: d502 bpl.n 80008e6 <HAL_RCC_OscConfig+0xf6>
  1218. 80008e0: 692b ldr r3, [r5, #16]
  1219. 80008e2: 2b01 cmp r3, #1
  1220. 80008e4: d1af bne.n 8000846 <HAL_RCC_OscConfig+0x56>
  1221. __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
  1222. 80008e6: 6823 ldr r3, [r4, #0]
  1223. 80008e8: 696a ldr r2, [r5, #20]
  1224. 80008ea: f023 03f8 bic.w r3, r3, #248 ; 0xf8
  1225. 80008ee: ea43 03c2 orr.w r3, r3, r2, lsl #3
  1226. 80008f2: 6023 str r3, [r4, #0]
  1227. 80008f4: e785 b.n 8000802 <HAL_RCC_OscConfig+0x12>
  1228. if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
  1229. 80008f6: 692a ldr r2, [r5, #16]
  1230. 80008f8: 4b5a ldr r3, [pc, #360] ; (8000a64 <HAL_RCC_OscConfig+0x274>)
  1231. 80008fa: b16a cbz r2, 8000918 <HAL_RCC_OscConfig+0x128>
  1232. __HAL_RCC_HSI_ENABLE();
  1233. 80008fc: 2201 movs r2, #1
  1234. 80008fe: 601a str r2, [r3, #0]
  1235. tickstart = HAL_GetTick();
  1236. 8000900: f7ff fcde bl 80002c0 <HAL_GetTick>
  1237. 8000904: 4606 mov r6, r0
  1238. while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
  1239. 8000906: 6823 ldr r3, [r4, #0]
  1240. 8000908: 079f lsls r7, r3, #30
  1241. 800090a: d4ec bmi.n 80008e6 <HAL_RCC_OscConfig+0xf6>
  1242. if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
  1243. 800090c: f7ff fcd8 bl 80002c0 <HAL_GetTick>
  1244. 8000910: 1b80 subs r0, r0, r6
  1245. 8000912: 2802 cmp r0, #2
  1246. 8000914: d9f7 bls.n 8000906 <HAL_RCC_OscConfig+0x116>
  1247. 8000916: e7ad b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1248. __HAL_RCC_HSI_DISABLE();
  1249. 8000918: 601a str r2, [r3, #0]
  1250. tickstart = HAL_GetTick();
  1251. 800091a: f7ff fcd1 bl 80002c0 <HAL_GetTick>
  1252. 800091e: 4606 mov r6, r0
  1253. while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
  1254. 8000920: 6823 ldr r3, [r4, #0]
  1255. 8000922: 0798 lsls r0, r3, #30
  1256. 8000924: f57f af6d bpl.w 8000802 <HAL_RCC_OscConfig+0x12>
  1257. if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
  1258. 8000928: f7ff fcca bl 80002c0 <HAL_GetTick>
  1259. 800092c: 1b80 subs r0, r0, r6
  1260. 800092e: 2802 cmp r0, #2
  1261. 8000930: d9f6 bls.n 8000920 <HAL_RCC_OscConfig+0x130>
  1262. 8000932: e79f b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1263. if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
  1264. 8000934: 69aa ldr r2, [r5, #24]
  1265. 8000936: 4c4a ldr r4, [pc, #296] ; (8000a60 <HAL_RCC_OscConfig+0x270>)
  1266. 8000938: 4b4b ldr r3, [pc, #300] ; (8000a68 <HAL_RCC_OscConfig+0x278>)
  1267. 800093a: b1da cbz r2, 8000974 <HAL_RCC_OscConfig+0x184>
  1268. __HAL_RCC_LSI_ENABLE();
  1269. 800093c: 2201 movs r2, #1
  1270. 800093e: 601a str r2, [r3, #0]
  1271. tickstart = HAL_GetTick();
  1272. 8000940: f7ff fcbe bl 80002c0 <HAL_GetTick>
  1273. 8000944: 4606 mov r6, r0
  1274. while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
  1275. 8000946: 6a63 ldr r3, [r4, #36] ; 0x24
  1276. 8000948: 079b lsls r3, r3, #30
  1277. 800094a: d50d bpl.n 8000968 <HAL_RCC_OscConfig+0x178>
  1278. * @param mdelay: specifies the delay time length, in milliseconds.
  1279. * @retval None
  1280. */
  1281. static void RCC_Delay(uint32_t mdelay)
  1282. {
  1283. __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
  1284. 800094c: f44f 52fa mov.w r2, #8000 ; 0x1f40
  1285. 8000950: 4b46 ldr r3, [pc, #280] ; (8000a6c <HAL_RCC_OscConfig+0x27c>)
  1286. 8000952: 681b ldr r3, [r3, #0]
  1287. 8000954: fbb3 f3f2 udiv r3, r3, r2
  1288. 8000958: 9301 str r3, [sp, #4]
  1289. \brief No Operation
  1290. \details No Operation does nothing. This instruction can be used for code alignment purposes.
  1291. */
  1292. __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
  1293. {
  1294. __ASM volatile ("nop");
  1295. 800095a: bf00 nop
  1296. do
  1297. {
  1298. __NOP();
  1299. }
  1300. while (Delay --);
  1301. 800095c: 9b01 ldr r3, [sp, #4]
  1302. 800095e: 1e5a subs r2, r3, #1
  1303. 8000960: 9201 str r2, [sp, #4]
  1304. 8000962: 2b00 cmp r3, #0
  1305. 8000964: d1f9 bne.n 800095a <HAL_RCC_OscConfig+0x16a>
  1306. 8000966: e750 b.n 800080a <HAL_RCC_OscConfig+0x1a>
  1307. if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
  1308. 8000968: f7ff fcaa bl 80002c0 <HAL_GetTick>
  1309. 800096c: 1b80 subs r0, r0, r6
  1310. 800096e: 2802 cmp r0, #2
  1311. 8000970: d9e9 bls.n 8000946 <HAL_RCC_OscConfig+0x156>
  1312. 8000972: e77f b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1313. __HAL_RCC_LSI_DISABLE();
  1314. 8000974: 601a str r2, [r3, #0]
  1315. tickstart = HAL_GetTick();
  1316. 8000976: f7ff fca3 bl 80002c0 <HAL_GetTick>
  1317. 800097a: 4606 mov r6, r0
  1318. while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
  1319. 800097c: 6a63 ldr r3, [r4, #36] ; 0x24
  1320. 800097e: 079f lsls r7, r3, #30
  1321. 8000980: f57f af43 bpl.w 800080a <HAL_RCC_OscConfig+0x1a>
  1322. if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
  1323. 8000984: f7ff fc9c bl 80002c0 <HAL_GetTick>
  1324. 8000988: 1b80 subs r0, r0, r6
  1325. 800098a: 2802 cmp r0, #2
  1326. 800098c: d9f6 bls.n 800097c <HAL_RCC_OscConfig+0x18c>
  1327. 800098e: e771 b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1328. if(__HAL_RCC_PWR_IS_CLK_DISABLED())
  1329. 8000990: 4c33 ldr r4, [pc, #204] ; (8000a60 <HAL_RCC_OscConfig+0x270>)
  1330. 8000992: 69e3 ldr r3, [r4, #28]
  1331. 8000994: 00d8 lsls r0, r3, #3
  1332. 8000996: d424 bmi.n 80009e2 <HAL_RCC_OscConfig+0x1f2>
  1333. pwrclkchanged = SET;
  1334. 8000998: 2701 movs r7, #1
  1335. __HAL_RCC_PWR_CLK_ENABLE();
  1336. 800099a: 69e3 ldr r3, [r4, #28]
  1337. 800099c: f043 5380 orr.w r3, r3, #268435456 ; 0x10000000
  1338. 80009a0: 61e3 str r3, [r4, #28]
  1339. 80009a2: 69e3 ldr r3, [r4, #28]
  1340. 80009a4: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
  1341. 80009a8: 9300 str r3, [sp, #0]
  1342. 80009aa: 9b00 ldr r3, [sp, #0]
  1343. if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  1344. 80009ac: 4e30 ldr r6, [pc, #192] ; (8000a70 <HAL_RCC_OscConfig+0x280>)
  1345. 80009ae: 6833 ldr r3, [r6, #0]
  1346. 80009b0: 05d9 lsls r1, r3, #23
  1347. 80009b2: d518 bpl.n 80009e6 <HAL_RCC_OscConfig+0x1f6>
  1348. __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
  1349. 80009b4: 68eb ldr r3, [r5, #12]
  1350. 80009b6: 2b01 cmp r3, #1
  1351. 80009b8: d126 bne.n 8000a08 <HAL_RCC_OscConfig+0x218>
  1352. 80009ba: 6a23 ldr r3, [r4, #32]
  1353. 80009bc: f043 0301 orr.w r3, r3, #1
  1354. 80009c0: 6223 str r3, [r4, #32]
  1355. tickstart = HAL_GetTick();
  1356. 80009c2: f7ff fc7d bl 80002c0 <HAL_GetTick>
  1357. if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
  1358. 80009c6: f241 3688 movw r6, #5000 ; 0x1388
  1359. tickstart = HAL_GetTick();
  1360. 80009ca: 4680 mov r8, r0
  1361. while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
  1362. 80009cc: 6a23 ldr r3, [r4, #32]
  1363. 80009ce: 079b lsls r3, r3, #30
  1364. 80009d0: d53f bpl.n 8000a52 <HAL_RCC_OscConfig+0x262>
  1365. if(pwrclkchanged == SET)
  1366. 80009d2: 2f00 cmp r7, #0
  1367. 80009d4: f43f af1d beq.w 8000812 <HAL_RCC_OscConfig+0x22>
  1368. __HAL_RCC_PWR_CLK_DISABLE();
  1369. 80009d8: 69e3 ldr r3, [r4, #28]
  1370. 80009da: f023 5380 bic.w r3, r3, #268435456 ; 0x10000000
  1371. 80009de: 61e3 str r3, [r4, #28]
  1372. 80009e0: e717 b.n 8000812 <HAL_RCC_OscConfig+0x22>
  1373. FlagStatus pwrclkchanged = RESET;
  1374. 80009e2: 2700 movs r7, #0
  1375. 80009e4: e7e2 b.n 80009ac <HAL_RCC_OscConfig+0x1bc>
  1376. SET_BIT(PWR->CR, PWR_CR_DBP);
  1377. 80009e6: 6833 ldr r3, [r6, #0]
  1378. 80009e8: f443 7380 orr.w r3, r3, #256 ; 0x100
  1379. 80009ec: 6033 str r3, [r6, #0]
  1380. tickstart = HAL_GetTick();
  1381. 80009ee: f7ff fc67 bl 80002c0 <HAL_GetTick>
  1382. 80009f2: 4680 mov r8, r0
  1383. while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  1384. 80009f4: 6833 ldr r3, [r6, #0]
  1385. 80009f6: 05da lsls r2, r3, #23
  1386. 80009f8: d4dc bmi.n 80009b4 <HAL_RCC_OscConfig+0x1c4>
  1387. if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
  1388. 80009fa: f7ff fc61 bl 80002c0 <HAL_GetTick>
  1389. 80009fe: eba0 0008 sub.w r0, r0, r8
  1390. 8000a02: 2864 cmp r0, #100 ; 0x64
  1391. 8000a04: d9f6 bls.n 80009f4 <HAL_RCC_OscConfig+0x204>
  1392. 8000a06: e735 b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1393. __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
  1394. 8000a08: b9ab cbnz r3, 8000a36 <HAL_RCC_OscConfig+0x246>
  1395. 8000a0a: 6a23 ldr r3, [r4, #32]
  1396. if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
  1397. 8000a0c: f241 3888 movw r8, #5000 ; 0x1388
  1398. __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
  1399. 8000a10: f023 0301 bic.w r3, r3, #1
  1400. 8000a14: 6223 str r3, [r4, #32]
  1401. 8000a16: 6a23 ldr r3, [r4, #32]
  1402. 8000a18: f023 0304 bic.w r3, r3, #4
  1403. 8000a1c: 6223 str r3, [r4, #32]
  1404. tickstart = HAL_GetTick();
  1405. 8000a1e: f7ff fc4f bl 80002c0 <HAL_GetTick>
  1406. 8000a22: 4606 mov r6, r0
  1407. while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
  1408. 8000a24: 6a23 ldr r3, [r4, #32]
  1409. 8000a26: 0798 lsls r0, r3, #30
  1410. 8000a28: d5d3 bpl.n 80009d2 <HAL_RCC_OscConfig+0x1e2>
  1411. if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
  1412. 8000a2a: f7ff fc49 bl 80002c0 <HAL_GetTick>
  1413. 8000a2e: 1b80 subs r0, r0, r6
  1414. 8000a30: 4540 cmp r0, r8
  1415. 8000a32: d9f7 bls.n 8000a24 <HAL_RCC_OscConfig+0x234>
  1416. 8000a34: e71e b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1417. __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
  1418. 8000a36: 2b05 cmp r3, #5
  1419. 8000a38: 6a23 ldr r3, [r4, #32]
  1420. 8000a3a: d103 bne.n 8000a44 <HAL_RCC_OscConfig+0x254>
  1421. 8000a3c: f043 0304 orr.w r3, r3, #4
  1422. 8000a40: 6223 str r3, [r4, #32]
  1423. 8000a42: e7ba b.n 80009ba <HAL_RCC_OscConfig+0x1ca>
  1424. 8000a44: f023 0301 bic.w r3, r3, #1
  1425. 8000a48: 6223 str r3, [r4, #32]
  1426. 8000a4a: 6a23 ldr r3, [r4, #32]
  1427. 8000a4c: f023 0304 bic.w r3, r3, #4
  1428. 8000a50: e7b6 b.n 80009c0 <HAL_RCC_OscConfig+0x1d0>
  1429. if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
  1430. 8000a52: f7ff fc35 bl 80002c0 <HAL_GetTick>
  1431. 8000a56: eba0 0008 sub.w r0, r0, r8
  1432. 8000a5a: 42b0 cmp r0, r6
  1433. 8000a5c: d9b6 bls.n 80009cc <HAL_RCC_OscConfig+0x1dc>
  1434. 8000a5e: e709 b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1435. 8000a60: 40021000 .word 0x40021000
  1436. 8000a64: 42420000 .word 0x42420000
  1437. 8000a68: 42420480 .word 0x42420480
  1438. 8000a6c: 2000000c .word 0x2000000c
  1439. 8000a70: 40007000 .word 0x40007000
  1440. if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
  1441. 8000a74: 4c22 ldr r4, [pc, #136] ; (8000b00 <HAL_RCC_OscConfig+0x310>)
  1442. 8000a76: 6863 ldr r3, [r4, #4]
  1443. 8000a78: f003 030c and.w r3, r3, #12
  1444. 8000a7c: 2b08 cmp r3, #8
  1445. 8000a7e: f43f aee2 beq.w 8000846 <HAL_RCC_OscConfig+0x56>
  1446. 8000a82: 2300 movs r3, #0
  1447. 8000a84: 4e1f ldr r6, [pc, #124] ; (8000b04 <HAL_RCC_OscConfig+0x314>)
  1448. if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
  1449. 8000a86: 2a02 cmp r2, #2
  1450. __HAL_RCC_PLL_DISABLE();
  1451. 8000a88: 6033 str r3, [r6, #0]
  1452. if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
  1453. 8000a8a: d12b bne.n 8000ae4 <HAL_RCC_OscConfig+0x2f4>
  1454. tickstart = HAL_GetTick();
  1455. 8000a8c: f7ff fc18 bl 80002c0 <HAL_GetTick>
  1456. 8000a90: 4607 mov r7, r0
  1457. while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
  1458. 8000a92: 6823 ldr r3, [r4, #0]
  1459. 8000a94: 0199 lsls r1, r3, #6
  1460. 8000a96: d41f bmi.n 8000ad8 <HAL_RCC_OscConfig+0x2e8>
  1461. if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
  1462. 8000a98: 6a2b ldr r3, [r5, #32]
  1463. 8000a9a: f5b3 3f80 cmp.w r3, #65536 ; 0x10000
  1464. 8000a9e: d105 bne.n 8000aac <HAL_RCC_OscConfig+0x2bc>
  1465. __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
  1466. 8000aa0: 6862 ldr r2, [r4, #4]
  1467. 8000aa2: 68a9 ldr r1, [r5, #8]
  1468. 8000aa4: f422 3200 bic.w r2, r2, #131072 ; 0x20000
  1469. 8000aa8: 430a orrs r2, r1
  1470. 8000aaa: 6062 str r2, [r4, #4]
  1471. __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
  1472. 8000aac: 6a69 ldr r1, [r5, #36] ; 0x24
  1473. 8000aae: 6862 ldr r2, [r4, #4]
  1474. 8000ab0: 430b orrs r3, r1
  1475. 8000ab2: f422 1274 bic.w r2, r2, #3997696 ; 0x3d0000
  1476. 8000ab6: 4313 orrs r3, r2
  1477. 8000ab8: 6063 str r3, [r4, #4]
  1478. __HAL_RCC_PLL_ENABLE();
  1479. 8000aba: 2301 movs r3, #1
  1480. 8000abc: 6033 str r3, [r6, #0]
  1481. tickstart = HAL_GetTick();
  1482. 8000abe: f7ff fbff bl 80002c0 <HAL_GetTick>
  1483. 8000ac2: 4605 mov r5, r0
  1484. while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
  1485. 8000ac4: 6823 ldr r3, [r4, #0]
  1486. 8000ac6: 019a lsls r2, r3, #6
  1487. 8000ac8: f53f aea7 bmi.w 800081a <HAL_RCC_OscConfig+0x2a>
  1488. if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
  1489. 8000acc: f7ff fbf8 bl 80002c0 <HAL_GetTick>
  1490. 8000ad0: 1b40 subs r0, r0, r5
  1491. 8000ad2: 2802 cmp r0, #2
  1492. 8000ad4: d9f6 bls.n 8000ac4 <HAL_RCC_OscConfig+0x2d4>
  1493. 8000ad6: e6cd b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1494. if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
  1495. 8000ad8: f7ff fbf2 bl 80002c0 <HAL_GetTick>
  1496. 8000adc: 1bc0 subs r0, r0, r7
  1497. 8000ade: 2802 cmp r0, #2
  1498. 8000ae0: d9d7 bls.n 8000a92 <HAL_RCC_OscConfig+0x2a2>
  1499. 8000ae2: e6c7 b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1500. tickstart = HAL_GetTick();
  1501. 8000ae4: f7ff fbec bl 80002c0 <HAL_GetTick>
  1502. 8000ae8: 4605 mov r5, r0
  1503. while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
  1504. 8000aea: 6823 ldr r3, [r4, #0]
  1505. 8000aec: 019b lsls r3, r3, #6
  1506. 8000aee: f57f ae94 bpl.w 800081a <HAL_RCC_OscConfig+0x2a>
  1507. if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
  1508. 8000af2: f7ff fbe5 bl 80002c0 <HAL_GetTick>
  1509. 8000af6: 1b40 subs r0, r0, r5
  1510. 8000af8: 2802 cmp r0, #2
  1511. 8000afa: d9f6 bls.n 8000aea <HAL_RCC_OscConfig+0x2fa>
  1512. 8000afc: e6ba b.n 8000874 <HAL_RCC_OscConfig+0x84>
  1513. 8000afe: bf00 nop
  1514. 8000b00: 40021000 .word 0x40021000
  1515. 8000b04: 42420060 .word 0x42420060
  1516. 08000b08 <HAL_RCC_GetSysClockFreq>:
  1517. {
  1518. 8000b08: b530 push {r4, r5, lr}
  1519. const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  1520. 8000b0a: 4b19 ldr r3, [pc, #100] ; (8000b70 <HAL_RCC_GetSysClockFreq+0x68>)
  1521. {
  1522. 8000b0c: b087 sub sp, #28
  1523. const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  1524. 8000b0e: ac02 add r4, sp, #8
  1525. 8000b10: f103 0510 add.w r5, r3, #16
  1526. 8000b14: 4622 mov r2, r4
  1527. 8000b16: 6818 ldr r0, [r3, #0]
  1528. 8000b18: 6859 ldr r1, [r3, #4]
  1529. 8000b1a: 3308 adds r3, #8
  1530. 8000b1c: c203 stmia r2!, {r0, r1}
  1531. 8000b1e: 42ab cmp r3, r5
  1532. 8000b20: 4614 mov r4, r2
  1533. 8000b22: d1f7 bne.n 8000b14 <HAL_RCC_GetSysClockFreq+0xc>
  1534. const uint8_t aPredivFactorTable[2] = {1, 2};
  1535. 8000b24: 2301 movs r3, #1
  1536. 8000b26: f88d 3004 strb.w r3, [sp, #4]
  1537. 8000b2a: 2302 movs r3, #2
  1538. tmpreg = RCC->CFGR;
  1539. 8000b2c: 4911 ldr r1, [pc, #68] ; (8000b74 <HAL_RCC_GetSysClockFreq+0x6c>)
  1540. const uint8_t aPredivFactorTable[2] = {1, 2};
  1541. 8000b2e: f88d 3005 strb.w r3, [sp, #5]
  1542. tmpreg = RCC->CFGR;
  1543. 8000b32: 684b ldr r3, [r1, #4]
  1544. switch (tmpreg & RCC_CFGR_SWS)
  1545. 8000b34: f003 020c and.w r2, r3, #12
  1546. 8000b38: 2a08 cmp r2, #8
  1547. 8000b3a: d117 bne.n 8000b6c <HAL_RCC_GetSysClockFreq+0x64>
  1548. pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
  1549. 8000b3c: f3c3 4283 ubfx r2, r3, #18, #4
  1550. 8000b40: a806 add r0, sp, #24
  1551. 8000b42: 4402 add r2, r0
  1552. if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
  1553. 8000b44: 03db lsls r3, r3, #15
  1554. pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
  1555. 8000b46: f812 2c10 ldrb.w r2, [r2, #-16]
  1556. if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
  1557. 8000b4a: d50c bpl.n 8000b66 <HAL_RCC_GetSysClockFreq+0x5e>
  1558. prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
  1559. 8000b4c: 684b ldr r3, [r1, #4]
  1560. pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
  1561. 8000b4e: 480a ldr r0, [pc, #40] ; (8000b78 <HAL_RCC_GetSysClockFreq+0x70>)
  1562. prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
  1563. 8000b50: f3c3 4340 ubfx r3, r3, #17, #1
  1564. pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
  1565. 8000b54: 4350 muls r0, r2
  1566. prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
  1567. 8000b56: aa06 add r2, sp, #24
  1568. 8000b58: 4413 add r3, r2
  1569. 8000b5a: f813 3c14 ldrb.w r3, [r3, #-20]
  1570. pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
  1571. 8000b5e: fbb0 f0f3 udiv r0, r0, r3
  1572. }
  1573. 8000b62: b007 add sp, #28
  1574. 8000b64: bd30 pop {r4, r5, pc}
  1575. pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
  1576. 8000b66: 4805 ldr r0, [pc, #20] ; (8000b7c <HAL_RCC_GetSysClockFreq+0x74>)
  1577. 8000b68: 4350 muls r0, r2
  1578. 8000b6a: e7fa b.n 8000b62 <HAL_RCC_GetSysClockFreq+0x5a>
  1579. sysclockfreq = HSE_VALUE;
  1580. 8000b6c: 4802 ldr r0, [pc, #8] ; (8000b78 <HAL_RCC_GetSysClockFreq+0x70>)
  1581. return sysclockfreq;
  1582. 8000b6e: e7f8 b.n 8000b62 <HAL_RCC_GetSysClockFreq+0x5a>
  1583. 8000b70: 08003410 .word 0x08003410
  1584. 8000b74: 40021000 .word 0x40021000
  1585. 8000b78: 007a1200 .word 0x007a1200
  1586. 8000b7c: 003d0900 .word 0x003d0900
  1587. 08000b80 <HAL_RCC_ClockConfig>:
  1588. if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  1589. 8000b80: 4a54 ldr r2, [pc, #336] ; (8000cd4 <HAL_RCC_ClockConfig+0x154>)
  1590. {
  1591. 8000b82: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
  1592. if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  1593. 8000b86: 6813 ldr r3, [r2, #0]
  1594. {
  1595. 8000b88: 4605 mov r5, r0
  1596. if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  1597. 8000b8a: f003 0307 and.w r3, r3, #7
  1598. 8000b8e: 428b cmp r3, r1
  1599. {
  1600. 8000b90: 460e mov r6, r1
  1601. if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  1602. 8000b92: d32a bcc.n 8000bea <HAL_RCC_ClockConfig+0x6a>
  1603. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
  1604. 8000b94: 6829 ldr r1, [r5, #0]
  1605. 8000b96: 078c lsls r4, r1, #30
  1606. 8000b98: d434 bmi.n 8000c04 <HAL_RCC_ClockConfig+0x84>
  1607. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  1608. 8000b9a: 07ca lsls r2, r1, #31
  1609. 8000b9c: d447 bmi.n 8000c2e <HAL_RCC_ClockConfig+0xae>
  1610. if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  1611. 8000b9e: 4a4d ldr r2, [pc, #308] ; (8000cd4 <HAL_RCC_ClockConfig+0x154>)
  1612. 8000ba0: 6813 ldr r3, [r2, #0]
  1613. 8000ba2: f003 0307 and.w r3, r3, #7
  1614. 8000ba6: 429e cmp r6, r3
  1615. 8000ba8: f0c0 8082 bcc.w 8000cb0 <HAL_RCC_ClockConfig+0x130>
  1616. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
  1617. 8000bac: 682a ldr r2, [r5, #0]
  1618. 8000bae: 4c4a ldr r4, [pc, #296] ; (8000cd8 <HAL_RCC_ClockConfig+0x158>)
  1619. 8000bb0: f012 0f04 tst.w r2, #4
  1620. 8000bb4: f040 8087 bne.w 8000cc6 <HAL_RCC_ClockConfig+0x146>
  1621. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
  1622. 8000bb8: 0713 lsls r3, r2, #28
  1623. 8000bba: d506 bpl.n 8000bca <HAL_RCC_ClockConfig+0x4a>
  1624. MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
  1625. 8000bbc: 6863 ldr r3, [r4, #4]
  1626. 8000bbe: 692a ldr r2, [r5, #16]
  1627. 8000bc0: f423 5360 bic.w r3, r3, #14336 ; 0x3800
  1628. 8000bc4: ea43 03c2 orr.w r3, r3, r2, lsl #3
  1629. 8000bc8: 6063 str r3, [r4, #4]
  1630. SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
  1631. 8000bca: f7ff ff9d bl 8000b08 <HAL_RCC_GetSysClockFreq>
  1632. 8000bce: 6863 ldr r3, [r4, #4]
  1633. 8000bd0: 4a42 ldr r2, [pc, #264] ; (8000cdc <HAL_RCC_ClockConfig+0x15c>)
  1634. 8000bd2: f3c3 1303 ubfx r3, r3, #4, #4
  1635. 8000bd6: 5cd3 ldrb r3, [r2, r3]
  1636. 8000bd8: 40d8 lsrs r0, r3
  1637. 8000bda: 4b41 ldr r3, [pc, #260] ; (8000ce0 <HAL_RCC_ClockConfig+0x160>)
  1638. 8000bdc: 6018 str r0, [r3, #0]
  1639. HAL_InitTick (TICK_INT_PRIORITY);
  1640. 8000bde: 2000 movs r0, #0
  1641. 8000be0: f7ff fb2c bl 800023c <HAL_InitTick>
  1642. return HAL_OK;
  1643. 8000be4: 2000 movs r0, #0
  1644. }
  1645. 8000be6: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  1646. __HAL_FLASH_SET_LATENCY(FLatency);
  1647. 8000bea: 6813 ldr r3, [r2, #0]
  1648. 8000bec: f023 0307 bic.w r3, r3, #7
  1649. 8000bf0: 430b orrs r3, r1
  1650. 8000bf2: 6013 str r3, [r2, #0]
  1651. if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
  1652. 8000bf4: 6813 ldr r3, [r2, #0]
  1653. 8000bf6: f003 0307 and.w r3, r3, #7
  1654. 8000bfa: 4299 cmp r1, r3
  1655. 8000bfc: d0ca beq.n 8000b94 <HAL_RCC_ClockConfig+0x14>
  1656. return HAL_ERROR;
  1657. 8000bfe: 2001 movs r0, #1
  1658. 8000c00: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  1659. 8000c04: 4b34 ldr r3, [pc, #208] ; (8000cd8 <HAL_RCC_ClockConfig+0x158>)
  1660. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
  1661. 8000c06: f011 0f04 tst.w r1, #4
  1662. MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
  1663. 8000c0a: bf1e ittt ne
  1664. 8000c0c: 685a ldrne r2, [r3, #4]
  1665. 8000c0e: f442 62e0 orrne.w r2, r2, #1792 ; 0x700
  1666. 8000c12: 605a strne r2, [r3, #4]
  1667. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
  1668. 8000c14: 0708 lsls r0, r1, #28
  1669. MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
  1670. 8000c16: bf42 ittt mi
  1671. 8000c18: 685a ldrmi r2, [r3, #4]
  1672. 8000c1a: f442 5260 orrmi.w r2, r2, #14336 ; 0x3800
  1673. 8000c1e: 605a strmi r2, [r3, #4]
  1674. MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  1675. 8000c20: 685a ldr r2, [r3, #4]
  1676. 8000c22: 68a8 ldr r0, [r5, #8]
  1677. 8000c24: f022 02f0 bic.w r2, r2, #240 ; 0xf0
  1678. 8000c28: 4302 orrs r2, r0
  1679. 8000c2a: 605a str r2, [r3, #4]
  1680. 8000c2c: e7b5 b.n 8000b9a <HAL_RCC_ClockConfig+0x1a>
  1681. if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
  1682. 8000c2e: 686a ldr r2, [r5, #4]
  1683. 8000c30: 4c29 ldr r4, [pc, #164] ; (8000cd8 <HAL_RCC_ClockConfig+0x158>)
  1684. 8000c32: 2a01 cmp r2, #1
  1685. if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
  1686. 8000c34: 6823 ldr r3, [r4, #0]
  1687. if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
  1688. 8000c36: d11c bne.n 8000c72 <HAL_RCC_ClockConfig+0xf2>
  1689. if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
  1690. 8000c38: f413 3f00 tst.w r3, #131072 ; 0x20000
  1691. if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
  1692. 8000c3c: d0df beq.n 8000bfe <HAL_RCC_ClockConfig+0x7e>
  1693. __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
  1694. 8000c3e: 6863 ldr r3, [r4, #4]
  1695. if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
  1696. 8000c40: f241 3888 movw r8, #5000 ; 0x1388
  1697. __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
  1698. 8000c44: f023 0303 bic.w r3, r3, #3
  1699. 8000c48: 4313 orrs r3, r2
  1700. 8000c4a: 6063 str r3, [r4, #4]
  1701. tickstart = HAL_GetTick();
  1702. 8000c4c: f7ff fb38 bl 80002c0 <HAL_GetTick>
  1703. if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
  1704. 8000c50: 686b ldr r3, [r5, #4]
  1705. tickstart = HAL_GetTick();
  1706. 8000c52: 4607 mov r7, r0
  1707. if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
  1708. 8000c54: 2b01 cmp r3, #1
  1709. 8000c56: d114 bne.n 8000c82 <HAL_RCC_ClockConfig+0x102>
  1710. while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
  1711. 8000c58: 6863 ldr r3, [r4, #4]
  1712. 8000c5a: f003 030c and.w r3, r3, #12
  1713. 8000c5e: 2b04 cmp r3, #4
  1714. 8000c60: d09d beq.n 8000b9e <HAL_RCC_ClockConfig+0x1e>
  1715. if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
  1716. 8000c62: f7ff fb2d bl 80002c0 <HAL_GetTick>
  1717. 8000c66: 1bc0 subs r0, r0, r7
  1718. 8000c68: 4540 cmp r0, r8
  1719. 8000c6a: d9f5 bls.n 8000c58 <HAL_RCC_ClockConfig+0xd8>
  1720. return HAL_TIMEOUT;
  1721. 8000c6c: 2003 movs r0, #3
  1722. 8000c6e: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  1723. else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
  1724. 8000c72: 2a02 cmp r2, #2
  1725. 8000c74: d102 bne.n 8000c7c <HAL_RCC_ClockConfig+0xfc>
  1726. if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
  1727. 8000c76: f013 7f00 tst.w r3, #33554432 ; 0x2000000
  1728. 8000c7a: e7df b.n 8000c3c <HAL_RCC_ClockConfig+0xbc>
  1729. if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
  1730. 8000c7c: f013 0f02 tst.w r3, #2
  1731. 8000c80: e7dc b.n 8000c3c <HAL_RCC_ClockConfig+0xbc>
  1732. else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
  1733. 8000c82: 2b02 cmp r3, #2
  1734. 8000c84: d10f bne.n 8000ca6 <HAL_RCC_ClockConfig+0x126>
  1735. while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
  1736. 8000c86: 6863 ldr r3, [r4, #4]
  1737. 8000c88: f003 030c and.w r3, r3, #12
  1738. 8000c8c: 2b08 cmp r3, #8
  1739. 8000c8e: d086 beq.n 8000b9e <HAL_RCC_ClockConfig+0x1e>
  1740. if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
  1741. 8000c90: f7ff fb16 bl 80002c0 <HAL_GetTick>
  1742. 8000c94: 1bc0 subs r0, r0, r7
  1743. 8000c96: 4540 cmp r0, r8
  1744. 8000c98: d9f5 bls.n 8000c86 <HAL_RCC_ClockConfig+0x106>
  1745. 8000c9a: e7e7 b.n 8000c6c <HAL_RCC_ClockConfig+0xec>
  1746. if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
  1747. 8000c9c: f7ff fb10 bl 80002c0 <HAL_GetTick>
  1748. 8000ca0: 1bc0 subs r0, r0, r7
  1749. 8000ca2: 4540 cmp r0, r8
  1750. 8000ca4: d8e2 bhi.n 8000c6c <HAL_RCC_ClockConfig+0xec>
  1751. while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
  1752. 8000ca6: 6863 ldr r3, [r4, #4]
  1753. 8000ca8: f013 0f0c tst.w r3, #12
  1754. 8000cac: d1f6 bne.n 8000c9c <HAL_RCC_ClockConfig+0x11c>
  1755. 8000cae: e776 b.n 8000b9e <HAL_RCC_ClockConfig+0x1e>
  1756. __HAL_FLASH_SET_LATENCY(FLatency);
  1757. 8000cb0: 6813 ldr r3, [r2, #0]
  1758. 8000cb2: f023 0307 bic.w r3, r3, #7
  1759. 8000cb6: 4333 orrs r3, r6
  1760. 8000cb8: 6013 str r3, [r2, #0]
  1761. if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
  1762. 8000cba: 6813 ldr r3, [r2, #0]
  1763. 8000cbc: f003 0307 and.w r3, r3, #7
  1764. 8000cc0: 429e cmp r6, r3
  1765. 8000cc2: d19c bne.n 8000bfe <HAL_RCC_ClockConfig+0x7e>
  1766. 8000cc4: e772 b.n 8000bac <HAL_RCC_ClockConfig+0x2c>
  1767. MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  1768. 8000cc6: 6863 ldr r3, [r4, #4]
  1769. 8000cc8: 68e9 ldr r1, [r5, #12]
  1770. 8000cca: f423 63e0 bic.w r3, r3, #1792 ; 0x700
  1771. 8000cce: 430b orrs r3, r1
  1772. 8000cd0: 6063 str r3, [r4, #4]
  1773. 8000cd2: e771 b.n 8000bb8 <HAL_RCC_ClockConfig+0x38>
  1774. 8000cd4: 40022000 .word 0x40022000
  1775. 8000cd8: 40021000 .word 0x40021000
  1776. 8000cdc: 080034f7 .word 0x080034f7
  1777. 8000ce0: 2000000c .word 0x2000000c
  1778. 08000ce4 <HAL_RCC_GetPCLK1Freq>:
  1779. return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
  1780. 8000ce4: 4b04 ldr r3, [pc, #16] ; (8000cf8 <HAL_RCC_GetPCLK1Freq+0x14>)
  1781. 8000ce6: 4a05 ldr r2, [pc, #20] ; (8000cfc <HAL_RCC_GetPCLK1Freq+0x18>)
  1782. 8000ce8: 685b ldr r3, [r3, #4]
  1783. 8000cea: f3c3 2302 ubfx r3, r3, #8, #3
  1784. 8000cee: 5cd3 ldrb r3, [r2, r3]
  1785. 8000cf0: 4a03 ldr r2, [pc, #12] ; (8000d00 <HAL_RCC_GetPCLK1Freq+0x1c>)
  1786. 8000cf2: 6810 ldr r0, [r2, #0]
  1787. }
  1788. 8000cf4: 40d8 lsrs r0, r3
  1789. 8000cf6: 4770 bx lr
  1790. 8000cf8: 40021000 .word 0x40021000
  1791. 8000cfc: 08003507 .word 0x08003507
  1792. 8000d00: 2000000c .word 0x2000000c
  1793. 08000d04 <HAL_RCC_GetPCLK2Freq>:
  1794. return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
  1795. 8000d04: 4b04 ldr r3, [pc, #16] ; (8000d18 <HAL_RCC_GetPCLK2Freq+0x14>)
  1796. 8000d06: 4a05 ldr r2, [pc, #20] ; (8000d1c <HAL_RCC_GetPCLK2Freq+0x18>)
  1797. 8000d08: 685b ldr r3, [r3, #4]
  1798. 8000d0a: f3c3 23c2 ubfx r3, r3, #11, #3
  1799. 8000d0e: 5cd3 ldrb r3, [r2, r3]
  1800. 8000d10: 4a03 ldr r2, [pc, #12] ; (8000d20 <HAL_RCC_GetPCLK2Freq+0x1c>)
  1801. 8000d12: 6810 ldr r0, [r2, #0]
  1802. }
  1803. 8000d14: 40d8 lsrs r0, r3
  1804. 8000d16: 4770 bx lr
  1805. 8000d18: 40021000 .word 0x40021000
  1806. 8000d1c: 08003507 .word 0x08003507
  1807. 8000d20: 2000000c .word 0x2000000c
  1808. 08000d24 <HAL_TIM_Base_Start_IT>:
  1809. {
  1810. /* Check the parameters */
  1811. assert_param(IS_TIM_INSTANCE(htim->Instance));
  1812. /* Enable the TIM Update interrupt */
  1813. __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
  1814. 8000d24: 6803 ldr r3, [r0, #0]
  1815. /* Enable the Peripheral */
  1816. __HAL_TIM_ENABLE(htim);
  1817. /* Return function status */
  1818. return HAL_OK;
  1819. }
  1820. 8000d26: 2000 movs r0, #0
  1821. __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
  1822. 8000d28: 68da ldr r2, [r3, #12]
  1823. 8000d2a: f042 0201 orr.w r2, r2, #1
  1824. 8000d2e: 60da str r2, [r3, #12]
  1825. __HAL_TIM_ENABLE(htim);
  1826. 8000d30: 681a ldr r2, [r3, #0]
  1827. 8000d32: f042 0201 orr.w r2, r2, #1
  1828. 8000d36: 601a str r2, [r3, #0]
  1829. }
  1830. 8000d38: 4770 bx lr
  1831. 08000d3a <HAL_TIM_OC_DelayElapsedCallback>:
  1832. 8000d3a: 4770 bx lr
  1833. 08000d3c <HAL_TIM_IC_CaptureCallback>:
  1834. 8000d3c: 4770 bx lr
  1835. 08000d3e <HAL_TIM_PWM_PulseFinishedCallback>:
  1836. 8000d3e: 4770 bx lr
  1837. 08000d40 <HAL_TIM_TriggerCallback>:
  1838. 8000d40: 4770 bx lr
  1839. 08000d42 <HAL_TIM_IRQHandler>:
  1840. * @retval None
  1841. */
  1842. void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
  1843. {
  1844. /* Capture compare 1 event */
  1845. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
  1846. 8000d42: 6803 ldr r3, [r0, #0]
  1847. {
  1848. 8000d44: b510 push {r4, lr}
  1849. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
  1850. 8000d46: 691a ldr r2, [r3, #16]
  1851. {
  1852. 8000d48: 4604 mov r4, r0
  1853. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
  1854. 8000d4a: 0791 lsls r1, r2, #30
  1855. 8000d4c: d50e bpl.n 8000d6c <HAL_TIM_IRQHandler+0x2a>
  1856. {
  1857. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
  1858. 8000d4e: 68da ldr r2, [r3, #12]
  1859. 8000d50: 0792 lsls r2, r2, #30
  1860. 8000d52: d50b bpl.n 8000d6c <HAL_TIM_IRQHandler+0x2a>
  1861. {
  1862. {
  1863. __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
  1864. 8000d54: f06f 0202 mvn.w r2, #2
  1865. 8000d58: 611a str r2, [r3, #16]
  1866. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
  1867. 8000d5a: 2201 movs r2, #1
  1868. /* Input capture event */
  1869. if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
  1870. 8000d5c: 699b ldr r3, [r3, #24]
  1871. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
  1872. 8000d5e: 7702 strb r2, [r0, #28]
  1873. if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
  1874. 8000d60: 079b lsls r3, r3, #30
  1875. 8000d62: d077 beq.n 8000e54 <HAL_TIM_IRQHandler+0x112>
  1876. {
  1877. HAL_TIM_IC_CaptureCallback(htim);
  1878. 8000d64: f7ff ffea bl 8000d3c <HAL_TIM_IC_CaptureCallback>
  1879. else
  1880. {
  1881. HAL_TIM_OC_DelayElapsedCallback(htim);
  1882. HAL_TIM_PWM_PulseFinishedCallback(htim);
  1883. }
  1884. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
  1885. 8000d68: 2300 movs r3, #0
  1886. 8000d6a: 7723 strb r3, [r4, #28]
  1887. }
  1888. }
  1889. }
  1890. /* Capture compare 2 event */
  1891. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  1892. 8000d6c: 6823 ldr r3, [r4, #0]
  1893. 8000d6e: 691a ldr r2, [r3, #16]
  1894. 8000d70: 0750 lsls r0, r2, #29
  1895. 8000d72: d510 bpl.n 8000d96 <HAL_TIM_IRQHandler+0x54>
  1896. {
  1897. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
  1898. 8000d74: 68da ldr r2, [r3, #12]
  1899. 8000d76: 0751 lsls r1, r2, #29
  1900. 8000d78: d50d bpl.n 8000d96 <HAL_TIM_IRQHandler+0x54>
  1901. {
  1902. __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
  1903. 8000d7a: f06f 0204 mvn.w r2, #4
  1904. 8000d7e: 611a str r2, [r3, #16]
  1905. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
  1906. 8000d80: 2202 movs r2, #2
  1907. /* Input capture event */
  1908. if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
  1909. 8000d82: 699b ldr r3, [r3, #24]
  1910. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
  1911. 8000d84: 7722 strb r2, [r4, #28]
  1912. if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
  1913. 8000d86: f413 7f40 tst.w r3, #768 ; 0x300
  1914. {
  1915. HAL_TIM_IC_CaptureCallback(htim);
  1916. 8000d8a: 4620 mov r0, r4
  1917. if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
  1918. 8000d8c: d068 beq.n 8000e60 <HAL_TIM_IRQHandler+0x11e>
  1919. HAL_TIM_IC_CaptureCallback(htim);
  1920. 8000d8e: f7ff ffd5 bl 8000d3c <HAL_TIM_IC_CaptureCallback>
  1921. else
  1922. {
  1923. HAL_TIM_OC_DelayElapsedCallback(htim);
  1924. HAL_TIM_PWM_PulseFinishedCallback(htim);
  1925. }
  1926. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
  1927. 8000d92: 2300 movs r3, #0
  1928. 8000d94: 7723 strb r3, [r4, #28]
  1929. }
  1930. }
  1931. /* Capture compare 3 event */
  1932. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  1933. 8000d96: 6823 ldr r3, [r4, #0]
  1934. 8000d98: 691a ldr r2, [r3, #16]
  1935. 8000d9a: 0712 lsls r2, r2, #28
  1936. 8000d9c: d50f bpl.n 8000dbe <HAL_TIM_IRQHandler+0x7c>
  1937. {
  1938. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
  1939. 8000d9e: 68da ldr r2, [r3, #12]
  1940. 8000da0: 0710 lsls r0, r2, #28
  1941. 8000da2: d50c bpl.n 8000dbe <HAL_TIM_IRQHandler+0x7c>
  1942. {
  1943. __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
  1944. 8000da4: f06f 0208 mvn.w r2, #8
  1945. 8000da8: 611a str r2, [r3, #16]
  1946. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
  1947. 8000daa: 2204 movs r2, #4
  1948. /* Input capture event */
  1949. if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
  1950. 8000dac: 69db ldr r3, [r3, #28]
  1951. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
  1952. 8000dae: 7722 strb r2, [r4, #28]
  1953. if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
  1954. 8000db0: 0799 lsls r1, r3, #30
  1955. {
  1956. HAL_TIM_IC_CaptureCallback(htim);
  1957. 8000db2: 4620 mov r0, r4
  1958. if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
  1959. 8000db4: d05a beq.n 8000e6c <HAL_TIM_IRQHandler+0x12a>
  1960. HAL_TIM_IC_CaptureCallback(htim);
  1961. 8000db6: f7ff ffc1 bl 8000d3c <HAL_TIM_IC_CaptureCallback>
  1962. else
  1963. {
  1964. HAL_TIM_OC_DelayElapsedCallback(htim);
  1965. HAL_TIM_PWM_PulseFinishedCallback(htim);
  1966. }
  1967. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
  1968. 8000dba: 2300 movs r3, #0
  1969. 8000dbc: 7723 strb r3, [r4, #28]
  1970. }
  1971. }
  1972. /* Capture compare 4 event */
  1973. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  1974. 8000dbe: 6823 ldr r3, [r4, #0]
  1975. 8000dc0: 691a ldr r2, [r3, #16]
  1976. 8000dc2: 06d2 lsls r2, r2, #27
  1977. 8000dc4: d510 bpl.n 8000de8 <HAL_TIM_IRQHandler+0xa6>
  1978. {
  1979. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
  1980. 8000dc6: 68da ldr r2, [r3, #12]
  1981. 8000dc8: 06d0 lsls r0, r2, #27
  1982. 8000dca: d50d bpl.n 8000de8 <HAL_TIM_IRQHandler+0xa6>
  1983. {
  1984. __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
  1985. 8000dcc: f06f 0210 mvn.w r2, #16
  1986. 8000dd0: 611a str r2, [r3, #16]
  1987. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
  1988. 8000dd2: 2208 movs r2, #8
  1989. /* Input capture event */
  1990. if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
  1991. 8000dd4: 69db ldr r3, [r3, #28]
  1992. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
  1993. 8000dd6: 7722 strb r2, [r4, #28]
  1994. if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
  1995. 8000dd8: f413 7f40 tst.w r3, #768 ; 0x300
  1996. {
  1997. HAL_TIM_IC_CaptureCallback(htim);
  1998. 8000ddc: 4620 mov r0, r4
  1999. if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
  2000. 8000dde: d04b beq.n 8000e78 <HAL_TIM_IRQHandler+0x136>
  2001. HAL_TIM_IC_CaptureCallback(htim);
  2002. 8000de0: f7ff ffac bl 8000d3c <HAL_TIM_IC_CaptureCallback>
  2003. else
  2004. {
  2005. HAL_TIM_OC_DelayElapsedCallback(htim);
  2006. HAL_TIM_PWM_PulseFinishedCallback(htim);
  2007. }
  2008. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
  2009. 8000de4: 2300 movs r3, #0
  2010. 8000de6: 7723 strb r3, [r4, #28]
  2011. }
  2012. }
  2013. /* TIM Update event */
  2014. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
  2015. 8000de8: 6823 ldr r3, [r4, #0]
  2016. 8000dea: 691a ldr r2, [r3, #16]
  2017. 8000dec: 07d1 lsls r1, r2, #31
  2018. 8000dee: d508 bpl.n 8000e02 <HAL_TIM_IRQHandler+0xc0>
  2019. {
  2020. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
  2021. 8000df0: 68da ldr r2, [r3, #12]
  2022. 8000df2: 07d2 lsls r2, r2, #31
  2023. 8000df4: d505 bpl.n 8000e02 <HAL_TIM_IRQHandler+0xc0>
  2024. {
  2025. __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
  2026. 8000df6: f06f 0201 mvn.w r2, #1
  2027. HAL_TIM_PeriodElapsedCallback(htim);
  2028. 8000dfa: 4620 mov r0, r4
  2029. __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
  2030. 8000dfc: 611a str r2, [r3, #16]
  2031. HAL_TIM_PeriodElapsedCallback(htim);
  2032. 8000dfe: f000 fcc9 bl 8001794 <HAL_TIM_PeriodElapsedCallback>
  2033. }
  2034. }
  2035. /* TIM Break input event */
  2036. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
  2037. 8000e02: 6823 ldr r3, [r4, #0]
  2038. 8000e04: 691a ldr r2, [r3, #16]
  2039. 8000e06: 0610 lsls r0, r2, #24
  2040. 8000e08: d508 bpl.n 8000e1c <HAL_TIM_IRQHandler+0xda>
  2041. {
  2042. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
  2043. 8000e0a: 68da ldr r2, [r3, #12]
  2044. 8000e0c: 0611 lsls r1, r2, #24
  2045. 8000e0e: d505 bpl.n 8000e1c <HAL_TIM_IRQHandler+0xda>
  2046. {
  2047. __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
  2048. 8000e10: f06f 0280 mvn.w r2, #128 ; 0x80
  2049. HAL_TIMEx_BreakCallback(htim);
  2050. 8000e14: 4620 mov r0, r4
  2051. __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
  2052. 8000e16: 611a str r2, [r3, #16]
  2053. HAL_TIMEx_BreakCallback(htim);
  2054. 8000e18: f000 f8bf bl 8000f9a <HAL_TIMEx_BreakCallback>
  2055. }
  2056. }
  2057. /* TIM Trigger detection event */
  2058. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
  2059. 8000e1c: 6823 ldr r3, [r4, #0]
  2060. 8000e1e: 691a ldr r2, [r3, #16]
  2061. 8000e20: 0652 lsls r2, r2, #25
  2062. 8000e22: d508 bpl.n 8000e36 <HAL_TIM_IRQHandler+0xf4>
  2063. {
  2064. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
  2065. 8000e24: 68da ldr r2, [r3, #12]
  2066. 8000e26: 0650 lsls r0, r2, #25
  2067. 8000e28: d505 bpl.n 8000e36 <HAL_TIM_IRQHandler+0xf4>
  2068. {
  2069. __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
  2070. 8000e2a: f06f 0240 mvn.w r2, #64 ; 0x40
  2071. HAL_TIM_TriggerCallback(htim);
  2072. 8000e2e: 4620 mov r0, r4
  2073. __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
  2074. 8000e30: 611a str r2, [r3, #16]
  2075. HAL_TIM_TriggerCallback(htim);
  2076. 8000e32: f7ff ff85 bl 8000d40 <HAL_TIM_TriggerCallback>
  2077. }
  2078. }
  2079. /* TIM commutation event */
  2080. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  2081. 8000e36: 6823 ldr r3, [r4, #0]
  2082. 8000e38: 691a ldr r2, [r3, #16]
  2083. 8000e3a: 0691 lsls r1, r2, #26
  2084. 8000e3c: d522 bpl.n 8000e84 <HAL_TIM_IRQHandler+0x142>
  2085. {
  2086. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
  2087. 8000e3e: 68da ldr r2, [r3, #12]
  2088. 8000e40: 0692 lsls r2, r2, #26
  2089. 8000e42: d51f bpl.n 8000e84 <HAL_TIM_IRQHandler+0x142>
  2090. {
  2091. __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
  2092. 8000e44: f06f 0220 mvn.w r2, #32
  2093. HAL_TIMEx_CommutationCallback(htim);
  2094. 8000e48: 4620 mov r0, r4
  2095. }
  2096. }
  2097. }
  2098. 8000e4a: e8bd 4010 ldmia.w sp!, {r4, lr}
  2099. __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
  2100. 8000e4e: 611a str r2, [r3, #16]
  2101. HAL_TIMEx_CommutationCallback(htim);
  2102. 8000e50: f000 b8a2 b.w 8000f98 <HAL_TIMEx_CommutationCallback>
  2103. HAL_TIM_OC_DelayElapsedCallback(htim);
  2104. 8000e54: f7ff ff71 bl 8000d3a <HAL_TIM_OC_DelayElapsedCallback>
  2105. HAL_TIM_PWM_PulseFinishedCallback(htim);
  2106. 8000e58: 4620 mov r0, r4
  2107. 8000e5a: f7ff ff70 bl 8000d3e <HAL_TIM_PWM_PulseFinishedCallback>
  2108. 8000e5e: e783 b.n 8000d68 <HAL_TIM_IRQHandler+0x26>
  2109. HAL_TIM_OC_DelayElapsedCallback(htim);
  2110. 8000e60: f7ff ff6b bl 8000d3a <HAL_TIM_OC_DelayElapsedCallback>
  2111. HAL_TIM_PWM_PulseFinishedCallback(htim);
  2112. 8000e64: 4620 mov r0, r4
  2113. 8000e66: f7ff ff6a bl 8000d3e <HAL_TIM_PWM_PulseFinishedCallback>
  2114. 8000e6a: e792 b.n 8000d92 <HAL_TIM_IRQHandler+0x50>
  2115. HAL_TIM_OC_DelayElapsedCallback(htim);
  2116. 8000e6c: f7ff ff65 bl 8000d3a <HAL_TIM_OC_DelayElapsedCallback>
  2117. HAL_TIM_PWM_PulseFinishedCallback(htim);
  2118. 8000e70: 4620 mov r0, r4
  2119. 8000e72: f7ff ff64 bl 8000d3e <HAL_TIM_PWM_PulseFinishedCallback>
  2120. 8000e76: e7a0 b.n 8000dba <HAL_TIM_IRQHandler+0x78>
  2121. HAL_TIM_OC_DelayElapsedCallback(htim);
  2122. 8000e78: f7ff ff5f bl 8000d3a <HAL_TIM_OC_DelayElapsedCallback>
  2123. HAL_TIM_PWM_PulseFinishedCallback(htim);
  2124. 8000e7c: 4620 mov r0, r4
  2125. 8000e7e: f7ff ff5e bl 8000d3e <HAL_TIM_PWM_PulseFinishedCallback>
  2126. 8000e82: e7af b.n 8000de4 <HAL_TIM_IRQHandler+0xa2>
  2127. 8000e84: bd10 pop {r4, pc}
  2128. ...
  2129. 08000e88 <TIM_Base_SetConfig>:
  2130. {
  2131. uint32_t tmpcr1 = 0U;
  2132. tmpcr1 = TIMx->CR1;
  2133. /* Set TIM Time Base Unit parameters ---------------------------------------*/
  2134. if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  2135. 8000e88: 4a24 ldr r2, [pc, #144] ; (8000f1c <TIM_Base_SetConfig+0x94>)
  2136. tmpcr1 = TIMx->CR1;
  2137. 8000e8a: 6803 ldr r3, [r0, #0]
  2138. if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  2139. 8000e8c: 4290 cmp r0, r2
  2140. 8000e8e: d012 beq.n 8000eb6 <TIM_Base_SetConfig+0x2e>
  2141. 8000e90: f502 6200 add.w r2, r2, #2048 ; 0x800
  2142. 8000e94: 4290 cmp r0, r2
  2143. 8000e96: d00e beq.n 8000eb6 <TIM_Base_SetConfig+0x2e>
  2144. 8000e98: f1b0 4f80 cmp.w r0, #1073741824 ; 0x40000000
  2145. 8000e9c: d00b beq.n 8000eb6 <TIM_Base_SetConfig+0x2e>
  2146. 8000e9e: f5a2 3298 sub.w r2, r2, #77824 ; 0x13000
  2147. 8000ea2: 4290 cmp r0, r2
  2148. 8000ea4: d007 beq.n 8000eb6 <TIM_Base_SetConfig+0x2e>
  2149. 8000ea6: f502 6280 add.w r2, r2, #1024 ; 0x400
  2150. 8000eaa: 4290 cmp r0, r2
  2151. 8000eac: d003 beq.n 8000eb6 <TIM_Base_SetConfig+0x2e>
  2152. 8000eae: f502 6280 add.w r2, r2, #1024 ; 0x400
  2153. 8000eb2: 4290 cmp r0, r2
  2154. 8000eb4: d11d bne.n 8000ef2 <TIM_Base_SetConfig+0x6a>
  2155. {
  2156. /* Select the Counter Mode */
  2157. tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
  2158. tmpcr1 |= Structure->CounterMode;
  2159. 8000eb6: 684a ldr r2, [r1, #4]
  2160. tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
  2161. 8000eb8: f023 0370 bic.w r3, r3, #112 ; 0x70
  2162. tmpcr1 |= Structure->CounterMode;
  2163. 8000ebc: 4313 orrs r3, r2
  2164. }
  2165. if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  2166. 8000ebe: 4a17 ldr r2, [pc, #92] ; (8000f1c <TIM_Base_SetConfig+0x94>)
  2167. 8000ec0: 4290 cmp r0, r2
  2168. 8000ec2: d012 beq.n 8000eea <TIM_Base_SetConfig+0x62>
  2169. 8000ec4: f502 6200 add.w r2, r2, #2048 ; 0x800
  2170. 8000ec8: 4290 cmp r0, r2
  2171. 8000eca: d00e beq.n 8000eea <TIM_Base_SetConfig+0x62>
  2172. 8000ecc: f1b0 4f80 cmp.w r0, #1073741824 ; 0x40000000
  2173. 8000ed0: d00b beq.n 8000eea <TIM_Base_SetConfig+0x62>
  2174. 8000ed2: f5a2 3298 sub.w r2, r2, #77824 ; 0x13000
  2175. 8000ed6: 4290 cmp r0, r2
  2176. 8000ed8: d007 beq.n 8000eea <TIM_Base_SetConfig+0x62>
  2177. 8000eda: f502 6280 add.w r2, r2, #1024 ; 0x400
  2178. 8000ede: 4290 cmp r0, r2
  2179. 8000ee0: d003 beq.n 8000eea <TIM_Base_SetConfig+0x62>
  2180. 8000ee2: f502 6280 add.w r2, r2, #1024 ; 0x400
  2181. 8000ee6: 4290 cmp r0, r2
  2182. 8000ee8: d103 bne.n 8000ef2 <TIM_Base_SetConfig+0x6a>
  2183. {
  2184. /* Set the clock division */
  2185. tmpcr1 &= ~TIM_CR1_CKD;
  2186. tmpcr1 |= (uint32_t)Structure->ClockDivision;
  2187. 8000eea: 68ca ldr r2, [r1, #12]
  2188. tmpcr1 &= ~TIM_CR1_CKD;
  2189. 8000eec: f423 7340 bic.w r3, r3, #768 ; 0x300
  2190. tmpcr1 |= (uint32_t)Structure->ClockDivision;
  2191. 8000ef0: 4313 orrs r3, r2
  2192. }
  2193. /* Set the auto-reload preload */
  2194. tmpcr1 &= ~TIM_CR1_ARPE;
  2195. tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
  2196. 8000ef2: 694a ldr r2, [r1, #20]
  2197. tmpcr1 &= ~TIM_CR1_ARPE;
  2198. 8000ef4: f023 0380 bic.w r3, r3, #128 ; 0x80
  2199. tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
  2200. 8000ef8: 4313 orrs r3, r2
  2201. TIMx->CR1 = tmpcr1;
  2202. 8000efa: 6003 str r3, [r0, #0]
  2203. /* Set the Autoreload value */
  2204. TIMx->ARR = (uint32_t)Structure->Period ;
  2205. 8000efc: 688b ldr r3, [r1, #8]
  2206. 8000efe: 62c3 str r3, [r0, #44] ; 0x2c
  2207. /* Set the Prescaler value */
  2208. TIMx->PSC = (uint32_t)Structure->Prescaler;
  2209. 8000f00: 680b ldr r3, [r1, #0]
  2210. 8000f02: 6283 str r3, [r0, #40] ; 0x28
  2211. if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
  2212. 8000f04: 4b05 ldr r3, [pc, #20] ; (8000f1c <TIM_Base_SetConfig+0x94>)
  2213. 8000f06: 4298 cmp r0, r3
  2214. 8000f08: d003 beq.n 8000f12 <TIM_Base_SetConfig+0x8a>
  2215. 8000f0a: f503 6300 add.w r3, r3, #2048 ; 0x800
  2216. 8000f0e: 4298 cmp r0, r3
  2217. 8000f10: d101 bne.n 8000f16 <TIM_Base_SetConfig+0x8e>
  2218. {
  2219. /* Set the Repetition Counter value */
  2220. TIMx->RCR = Structure->RepetitionCounter;
  2221. 8000f12: 690b ldr r3, [r1, #16]
  2222. 8000f14: 6303 str r3, [r0, #48] ; 0x30
  2223. }
  2224. /* Generate an update event to reload the Prescaler
  2225. and the repetition counter(only for TIM1 and TIM8) value immediatly */
  2226. TIMx->EGR = TIM_EGR_UG;
  2227. 8000f16: 2301 movs r3, #1
  2228. 8000f18: 6143 str r3, [r0, #20]
  2229. 8000f1a: 4770 bx lr
  2230. 8000f1c: 40012c00 .word 0x40012c00
  2231. 08000f20 <HAL_TIM_Base_Init>:
  2232. {
  2233. 8000f20: b510 push {r4, lr}
  2234. if(htim == NULL)
  2235. 8000f22: 4604 mov r4, r0
  2236. 8000f24: b1a0 cbz r0, 8000f50 <HAL_TIM_Base_Init+0x30>
  2237. if(htim->State == HAL_TIM_STATE_RESET)
  2238. 8000f26: f890 303d ldrb.w r3, [r0, #61] ; 0x3d
  2239. 8000f2a: f003 02ff and.w r2, r3, #255 ; 0xff
  2240. 8000f2e: b91b cbnz r3, 8000f38 <HAL_TIM_Base_Init+0x18>
  2241. htim->Lock = HAL_UNLOCKED;
  2242. 8000f30: f880 203c strb.w r2, [r0, #60] ; 0x3c
  2243. HAL_TIM_Base_MspInit(htim);
  2244. 8000f34: f001 f870 bl 8002018 <HAL_TIM_Base_MspInit>
  2245. htim->State= HAL_TIM_STATE_BUSY;
  2246. 8000f38: 2302 movs r3, #2
  2247. TIM_Base_SetConfig(htim->Instance, &htim->Init);
  2248. 8000f3a: 6820 ldr r0, [r4, #0]
  2249. htim->State= HAL_TIM_STATE_BUSY;
  2250. 8000f3c: f884 303d strb.w r3, [r4, #61] ; 0x3d
  2251. TIM_Base_SetConfig(htim->Instance, &htim->Init);
  2252. 8000f40: 1d21 adds r1, r4, #4
  2253. 8000f42: f7ff ffa1 bl 8000e88 <TIM_Base_SetConfig>
  2254. htim->State= HAL_TIM_STATE_READY;
  2255. 8000f46: 2301 movs r3, #1
  2256. return HAL_OK;
  2257. 8000f48: 2000 movs r0, #0
  2258. htim->State= HAL_TIM_STATE_READY;
  2259. 8000f4a: f884 303d strb.w r3, [r4, #61] ; 0x3d
  2260. return HAL_OK;
  2261. 8000f4e: bd10 pop {r4, pc}
  2262. return HAL_ERROR;
  2263. 8000f50: 2001 movs r0, #1
  2264. }
  2265. 8000f52: bd10 pop {r4, pc}
  2266. 08000f54 <HAL_TIMEx_MasterConfigSynchronization>:
  2267. /* Check the parameters */
  2268. assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  2269. assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  2270. assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  2271. __HAL_LOCK(htim);
  2272. 8000f54: f890 303c ldrb.w r3, [r0, #60] ; 0x3c
  2273. {
  2274. 8000f58: b510 push {r4, lr}
  2275. __HAL_LOCK(htim);
  2276. 8000f5a: 2b01 cmp r3, #1
  2277. 8000f5c: f04f 0302 mov.w r3, #2
  2278. 8000f60: d018 beq.n 8000f94 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  2279. htim->State = HAL_TIM_STATE_BUSY;
  2280. 8000f62: f880 303d strb.w r3, [r0, #61] ; 0x3d
  2281. /* Reset the MMS Bits */
  2282. htim->Instance->CR2 &= ~TIM_CR2_MMS;
  2283. 8000f66: 6803 ldr r3, [r0, #0]
  2284. /* Select the TRGO source */
  2285. htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
  2286. 8000f68: 680c ldr r4, [r1, #0]
  2287. htim->Instance->CR2 &= ~TIM_CR2_MMS;
  2288. 8000f6a: 685a ldr r2, [r3, #4]
  2289. /* Reset the MSM Bit */
  2290. htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  2291. /* Set or Reset the MSM Bit */
  2292. htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
  2293. 8000f6c: 6849 ldr r1, [r1, #4]
  2294. htim->Instance->CR2 &= ~TIM_CR2_MMS;
  2295. 8000f6e: f022 0270 bic.w r2, r2, #112 ; 0x70
  2296. 8000f72: 605a str r2, [r3, #4]
  2297. htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
  2298. 8000f74: 685a ldr r2, [r3, #4]
  2299. 8000f76: 4322 orrs r2, r4
  2300. 8000f78: 605a str r2, [r3, #4]
  2301. htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  2302. 8000f7a: 689a ldr r2, [r3, #8]
  2303. 8000f7c: f022 0280 bic.w r2, r2, #128 ; 0x80
  2304. 8000f80: 609a str r2, [r3, #8]
  2305. htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
  2306. 8000f82: 689a ldr r2, [r3, #8]
  2307. 8000f84: 430a orrs r2, r1
  2308. 8000f86: 609a str r2, [r3, #8]
  2309. htim->State = HAL_TIM_STATE_READY;
  2310. 8000f88: 2301 movs r3, #1
  2311. 8000f8a: f880 303d strb.w r3, [r0, #61] ; 0x3d
  2312. __HAL_UNLOCK(htim);
  2313. 8000f8e: 2300 movs r3, #0
  2314. 8000f90: f880 303c strb.w r3, [r0, #60] ; 0x3c
  2315. __HAL_LOCK(htim);
  2316. 8000f94: 4618 mov r0, r3
  2317. return HAL_OK;
  2318. }
  2319. 8000f96: bd10 pop {r4, pc}
  2320. 08000f98 <HAL_TIMEx_CommutationCallback>:
  2321. 8000f98: 4770 bx lr
  2322. 08000f9a <HAL_TIMEx_BreakCallback>:
  2323. * @brief Hall Break detection callback in non blocking mode
  2324. * @param htim : TIM handle
  2325. * @retval None
  2326. */
  2327. __weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
  2328. {
  2329. 8000f9a: 4770 bx lr
  2330. 08000f9c <UART_EndRxTransfer>:
  2331. * @retval None
  2332. */
  2333. static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
  2334. {
  2335. /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  2336. CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  2337. 8000f9c: 6803 ldr r3, [r0, #0]
  2338. 8000f9e: 68da ldr r2, [r3, #12]
  2339. 8000fa0: f422 7290 bic.w r2, r2, #288 ; 0x120
  2340. 8000fa4: 60da str r2, [r3, #12]
  2341. CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
  2342. 8000fa6: 695a ldr r2, [r3, #20]
  2343. 8000fa8: f022 0201 bic.w r2, r2, #1
  2344. 8000fac: 615a str r2, [r3, #20]
  2345. /* At end of Rx process, restore huart->RxState to Ready */
  2346. huart->RxState = HAL_UART_STATE_READY;
  2347. 8000fae: 2320 movs r3, #32
  2348. 8000fb0: f880 303a strb.w r3, [r0, #58] ; 0x3a
  2349. 8000fb4: 4770 bx lr
  2350. ...
  2351. 08000fb8 <UART_SetConfig>:
  2352. * @param huart: pointer to a UART_HandleTypeDef structure that contains
  2353. * the configuration information for the specified UART module.
  2354. * @retval None
  2355. */
  2356. static void UART_SetConfig(UART_HandleTypeDef *huart)
  2357. {
  2358. 8000fb8: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  2359. assert_param(IS_UART_MODE(huart->Init.Mode));
  2360. /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  2361. /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  2362. * to huart->Init.StopBits value */
  2363. MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
  2364. 8000fbc: 6805 ldr r5, [r0, #0]
  2365. 8000fbe: 68c2 ldr r2, [r0, #12]
  2366. 8000fc0: 692b ldr r3, [r5, #16]
  2367. tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  2368. MODIFY_REG(huart->Instance->CR1,
  2369. (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
  2370. tmpreg);
  2371. #else
  2372. tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  2373. 8000fc2: 6901 ldr r1, [r0, #16]
  2374. MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
  2375. 8000fc4: f423 5340 bic.w r3, r3, #12288 ; 0x3000
  2376. 8000fc8: 4313 orrs r3, r2
  2377. 8000fca: 612b str r3, [r5, #16]
  2378. tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  2379. 8000fcc: 6883 ldr r3, [r0, #8]
  2380. MODIFY_REG(huart->Instance->CR1,
  2381. 8000fce: 68ea ldr r2, [r5, #12]
  2382. tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  2383. 8000fd0: 430b orrs r3, r1
  2384. 8000fd2: 6941 ldr r1, [r0, #20]
  2385. MODIFY_REG(huart->Instance->CR1,
  2386. 8000fd4: f422 52b0 bic.w r2, r2, #5632 ; 0x1600
  2387. 8000fd8: f022 020c bic.w r2, r2, #12
  2388. tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  2389. 8000fdc: 430b orrs r3, r1
  2390. MODIFY_REG(huart->Instance->CR1,
  2391. 8000fde: 4313 orrs r3, r2
  2392. 8000fe0: 60eb str r3, [r5, #12]
  2393. tmpreg);
  2394. #endif /* USART_CR1_OVER8 */
  2395. /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  2396. /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  2397. MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
  2398. 8000fe2: 696b ldr r3, [r5, #20]
  2399. 8000fe4: 6982 ldr r2, [r0, #24]
  2400. 8000fe6: f423 7340 bic.w r3, r3, #768 ; 0x300
  2401. 8000fea: 4313 orrs r3, r2
  2402. 8000fec: 616b str r3, [r5, #20]
  2403. huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  2404. }
  2405. }
  2406. #else
  2407. /*-------------------------- USART BRR Configuration ---------------------*/
  2408. if(huart->Instance == USART1)
  2409. 8000fee: 4b40 ldr r3, [pc, #256] ; (80010f0 <UART_SetConfig+0x138>)
  2410. {
  2411. 8000ff0: 4681 mov r9, r0
  2412. if(huart->Instance == USART1)
  2413. 8000ff2: 429d cmp r5, r3
  2414. 8000ff4: f04f 0419 mov.w r4, #25
  2415. 8000ff8: d146 bne.n 8001088 <UART_SetConfig+0xd0>
  2416. {
  2417. huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
  2418. 8000ffa: f7ff fe83 bl 8000d04 <HAL_RCC_GetPCLK2Freq>
  2419. 8000ffe: fb04 f300 mul.w r3, r4, r0
  2420. 8001002: f8d9 6004 ldr.w r6, [r9, #4]
  2421. 8001006: f04f 0864 mov.w r8, #100 ; 0x64
  2422. 800100a: 00b6 lsls r6, r6, #2
  2423. 800100c: fbb3 f3f6 udiv r3, r3, r6
  2424. 8001010: fbb3 f3f8 udiv r3, r3, r8
  2425. 8001014: 011e lsls r6, r3, #4
  2426. 8001016: f7ff fe75 bl 8000d04 <HAL_RCC_GetPCLK2Freq>
  2427. 800101a: 4360 muls r0, r4
  2428. 800101c: f8d9 3004 ldr.w r3, [r9, #4]
  2429. 8001020: 009b lsls r3, r3, #2
  2430. 8001022: fbb0 f7f3 udiv r7, r0, r3
  2431. 8001026: f7ff fe6d bl 8000d04 <HAL_RCC_GetPCLK2Freq>
  2432. 800102a: 4360 muls r0, r4
  2433. 800102c: f8d9 3004 ldr.w r3, [r9, #4]
  2434. 8001030: 009b lsls r3, r3, #2
  2435. 8001032: fbb0 f3f3 udiv r3, r0, r3
  2436. 8001036: fbb3 f3f8 udiv r3, r3, r8
  2437. 800103a: fb08 7313 mls r3, r8, r3, r7
  2438. 800103e: 011b lsls r3, r3, #4
  2439. 8001040: 3332 adds r3, #50 ; 0x32
  2440. 8001042: fbb3 f3f8 udiv r3, r3, r8
  2441. 8001046: f003 07f0 and.w r7, r3, #240 ; 0xf0
  2442. 800104a: f7ff fe5b bl 8000d04 <HAL_RCC_GetPCLK2Freq>
  2443. 800104e: 4360 muls r0, r4
  2444. 8001050: f8d9 2004 ldr.w r2, [r9, #4]
  2445. 8001054: 0092 lsls r2, r2, #2
  2446. 8001056: fbb0 faf2 udiv sl, r0, r2
  2447. 800105a: f7ff fe53 bl 8000d04 <HAL_RCC_GetPCLK2Freq>
  2448. }
  2449. else
  2450. {
  2451. huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  2452. 800105e: 4360 muls r0, r4
  2453. 8001060: f8d9 3004 ldr.w r3, [r9, #4]
  2454. 8001064: 009b lsls r3, r3, #2
  2455. 8001066: fbb0 f3f3 udiv r3, r0, r3
  2456. 800106a: fbb3 f3f8 udiv r3, r3, r8
  2457. 800106e: fb08 a313 mls r3, r8, r3, sl
  2458. 8001072: 011b lsls r3, r3, #4
  2459. 8001074: 3332 adds r3, #50 ; 0x32
  2460. 8001076: fbb3 f3f8 udiv r3, r3, r8
  2461. 800107a: f003 030f and.w r3, r3, #15
  2462. 800107e: 433b orrs r3, r7
  2463. 8001080: 4433 add r3, r6
  2464. 8001082: 60ab str r3, [r5, #8]
  2465. 8001084: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  2466. 8001088: f7ff fe2c bl 8000ce4 <HAL_RCC_GetPCLK1Freq>
  2467. 800108c: fb04 f300 mul.w r3, r4, r0
  2468. 8001090: f8d9 6004 ldr.w r6, [r9, #4]
  2469. 8001094: f04f 0864 mov.w r8, #100 ; 0x64
  2470. 8001098: 00b6 lsls r6, r6, #2
  2471. 800109a: fbb3 f3f6 udiv r3, r3, r6
  2472. 800109e: fbb3 f3f8 udiv r3, r3, r8
  2473. 80010a2: 011e lsls r6, r3, #4
  2474. 80010a4: f7ff fe1e bl 8000ce4 <HAL_RCC_GetPCLK1Freq>
  2475. 80010a8: 4360 muls r0, r4
  2476. 80010aa: f8d9 3004 ldr.w r3, [r9, #4]
  2477. 80010ae: 009b lsls r3, r3, #2
  2478. 80010b0: fbb0 f7f3 udiv r7, r0, r3
  2479. 80010b4: f7ff fe16 bl 8000ce4 <HAL_RCC_GetPCLK1Freq>
  2480. 80010b8: 4360 muls r0, r4
  2481. 80010ba: f8d9 3004 ldr.w r3, [r9, #4]
  2482. 80010be: 009b lsls r3, r3, #2
  2483. 80010c0: fbb0 f3f3 udiv r3, r0, r3
  2484. 80010c4: fbb3 f3f8 udiv r3, r3, r8
  2485. 80010c8: fb08 7313 mls r3, r8, r3, r7
  2486. 80010cc: 011b lsls r3, r3, #4
  2487. 80010ce: 3332 adds r3, #50 ; 0x32
  2488. 80010d0: fbb3 f3f8 udiv r3, r3, r8
  2489. 80010d4: f003 07f0 and.w r7, r3, #240 ; 0xf0
  2490. 80010d8: f7ff fe04 bl 8000ce4 <HAL_RCC_GetPCLK1Freq>
  2491. 80010dc: 4360 muls r0, r4
  2492. 80010de: f8d9 2004 ldr.w r2, [r9, #4]
  2493. 80010e2: 0092 lsls r2, r2, #2
  2494. 80010e4: fbb0 faf2 udiv sl, r0, r2
  2495. 80010e8: f7ff fdfc bl 8000ce4 <HAL_RCC_GetPCLK1Freq>
  2496. 80010ec: e7b7 b.n 800105e <UART_SetConfig+0xa6>
  2497. 80010ee: bf00 nop
  2498. 80010f0: 40013800 .word 0x40013800
  2499. 080010f4 <UART_WaitOnFlagUntilTimeout.constprop.3>:
  2500. static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
  2501. 80010f4: b5f8 push {r3, r4, r5, r6, r7, lr}
  2502. 80010f6: 4604 mov r4, r0
  2503. 80010f8: 460e mov r6, r1
  2504. 80010fa: 4617 mov r7, r2
  2505. 80010fc: 461d mov r5, r3
  2506. while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
  2507. 80010fe: 6821 ldr r1, [r4, #0]
  2508. 8001100: 680b ldr r3, [r1, #0]
  2509. 8001102: ea36 0303 bics.w r3, r6, r3
  2510. 8001106: d101 bne.n 800110c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  2511. return HAL_OK;
  2512. 8001108: 2000 movs r0, #0
  2513. }
  2514. 800110a: bdf8 pop {r3, r4, r5, r6, r7, pc}
  2515. if(Timeout != HAL_MAX_DELAY)
  2516. 800110c: 1c6b adds r3, r5, #1
  2517. 800110e: d0f7 beq.n 8001100 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
  2518. if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
  2519. 8001110: b995 cbnz r5, 8001138 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
  2520. CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
  2521. 8001112: 6823 ldr r3, [r4, #0]
  2522. __HAL_UNLOCK(huart);
  2523. 8001114: 2003 movs r0, #3
  2524. CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
  2525. 8001116: 68da ldr r2, [r3, #12]
  2526. 8001118: f422 72d0 bic.w r2, r2, #416 ; 0x1a0
  2527. 800111c: 60da str r2, [r3, #12]
  2528. CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
  2529. 800111e: 695a ldr r2, [r3, #20]
  2530. 8001120: f022 0201 bic.w r2, r2, #1
  2531. 8001124: 615a str r2, [r3, #20]
  2532. huart->gState = HAL_UART_STATE_READY;
  2533. 8001126: 2320 movs r3, #32
  2534. 8001128: f884 3039 strb.w r3, [r4, #57] ; 0x39
  2535. huart->RxState = HAL_UART_STATE_READY;
  2536. 800112c: f884 303a strb.w r3, [r4, #58] ; 0x3a
  2537. __HAL_UNLOCK(huart);
  2538. 8001130: 2300 movs r3, #0
  2539. 8001132: f884 3038 strb.w r3, [r4, #56] ; 0x38
  2540. 8001136: bdf8 pop {r3, r4, r5, r6, r7, pc}
  2541. if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
  2542. 8001138: f7ff f8c2 bl 80002c0 <HAL_GetTick>
  2543. 800113c: 1bc0 subs r0, r0, r7
  2544. 800113e: 4285 cmp r5, r0
  2545. 8001140: d2dd bcs.n 80010fe <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
  2546. 8001142: e7e6 b.n 8001112 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>
  2547. 08001144 <HAL_UART_Init>:
  2548. {
  2549. 8001144: b510 push {r4, lr}
  2550. if(huart == NULL)
  2551. 8001146: 4604 mov r4, r0
  2552. 8001148: b340 cbz r0, 800119c <HAL_UART_Init+0x58>
  2553. if(huart->gState == HAL_UART_STATE_RESET)
  2554. 800114a: f890 3039 ldrb.w r3, [r0, #57] ; 0x39
  2555. 800114e: f003 02ff and.w r2, r3, #255 ; 0xff
  2556. 8001152: b91b cbnz r3, 800115c <HAL_UART_Init+0x18>
  2557. huart->Lock = HAL_UNLOCKED;
  2558. 8001154: f880 2038 strb.w r2, [r0, #56] ; 0x38
  2559. HAL_UART_MspInit(huart);
  2560. 8001158: f000 ff72 bl 8002040 <HAL_UART_MspInit>
  2561. huart->gState = HAL_UART_STATE_BUSY;
  2562. 800115c: 2324 movs r3, #36 ; 0x24
  2563. __HAL_UART_DISABLE(huart);
  2564. 800115e: 6822 ldr r2, [r4, #0]
  2565. huart->gState = HAL_UART_STATE_BUSY;
  2566. 8001160: f884 3039 strb.w r3, [r4, #57] ; 0x39
  2567. __HAL_UART_DISABLE(huart);
  2568. 8001164: 68d3 ldr r3, [r2, #12]
  2569. UART_SetConfig(huart);
  2570. 8001166: 4620 mov r0, r4
  2571. __HAL_UART_DISABLE(huart);
  2572. 8001168: f423 5300 bic.w r3, r3, #8192 ; 0x2000
  2573. 800116c: 60d3 str r3, [r2, #12]
  2574. UART_SetConfig(huart);
  2575. 800116e: f7ff ff23 bl 8000fb8 <UART_SetConfig>
  2576. CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  2577. 8001172: 6823 ldr r3, [r4, #0]
  2578. huart->ErrorCode = HAL_UART_ERROR_NONE;
  2579. 8001174: 2000 movs r0, #0
  2580. CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  2581. 8001176: 691a ldr r2, [r3, #16]
  2582. 8001178: f422 4290 bic.w r2, r2, #18432 ; 0x4800
  2583. 800117c: 611a str r2, [r3, #16]
  2584. CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
  2585. 800117e: 695a ldr r2, [r3, #20]
  2586. 8001180: f022 022a bic.w r2, r2, #42 ; 0x2a
  2587. 8001184: 615a str r2, [r3, #20]
  2588. __HAL_UART_ENABLE(huart);
  2589. 8001186: 68da ldr r2, [r3, #12]
  2590. 8001188: f442 5200 orr.w r2, r2, #8192 ; 0x2000
  2591. 800118c: 60da str r2, [r3, #12]
  2592. huart->gState= HAL_UART_STATE_READY;
  2593. 800118e: 2320 movs r3, #32
  2594. huart->ErrorCode = HAL_UART_ERROR_NONE;
  2595. 8001190: 63e0 str r0, [r4, #60] ; 0x3c
  2596. huart->gState= HAL_UART_STATE_READY;
  2597. 8001192: f884 3039 strb.w r3, [r4, #57] ; 0x39
  2598. huart->RxState= HAL_UART_STATE_READY;
  2599. 8001196: f884 303a strb.w r3, [r4, #58] ; 0x3a
  2600. return HAL_OK;
  2601. 800119a: bd10 pop {r4, pc}
  2602. return HAL_ERROR;
  2603. 800119c: 2001 movs r0, #1
  2604. }
  2605. 800119e: bd10 pop {r4, pc}
  2606. 080011a0 <HAL_UART_Transmit>:
  2607. {
  2608. 80011a0: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
  2609. 80011a4: 461f mov r7, r3
  2610. if(huart->gState == HAL_UART_STATE_READY)
  2611. 80011a6: f890 3039 ldrb.w r3, [r0, #57] ; 0x39
  2612. {
  2613. 80011aa: 4604 mov r4, r0
  2614. if(huart->gState == HAL_UART_STATE_READY)
  2615. 80011ac: 2b20 cmp r3, #32
  2616. {
  2617. 80011ae: 460d mov r5, r1
  2618. 80011b0: 4690 mov r8, r2
  2619. if(huart->gState == HAL_UART_STATE_READY)
  2620. 80011b2: d14e bne.n 8001252 <HAL_UART_Transmit+0xb2>
  2621. if((pData == NULL) || (Size == 0U))
  2622. 80011b4: 2900 cmp r1, #0
  2623. 80011b6: d049 beq.n 800124c <HAL_UART_Transmit+0xac>
  2624. 80011b8: 2a00 cmp r2, #0
  2625. 80011ba: d047 beq.n 800124c <HAL_UART_Transmit+0xac>
  2626. __HAL_LOCK(huart);
  2627. 80011bc: f890 3038 ldrb.w r3, [r0, #56] ; 0x38
  2628. 80011c0: 2b01 cmp r3, #1
  2629. 80011c2: d046 beq.n 8001252 <HAL_UART_Transmit+0xb2>
  2630. 80011c4: 2301 movs r3, #1
  2631. 80011c6: f880 3038 strb.w r3, [r0, #56] ; 0x38
  2632. huart->ErrorCode = HAL_UART_ERROR_NONE;
  2633. 80011ca: 2300 movs r3, #0
  2634. 80011cc: 63c3 str r3, [r0, #60] ; 0x3c
  2635. huart->gState = HAL_UART_STATE_BUSY_TX;
  2636. 80011ce: 2321 movs r3, #33 ; 0x21
  2637. 80011d0: f880 3039 strb.w r3, [r0, #57] ; 0x39
  2638. tickstart = HAL_GetTick();
  2639. 80011d4: f7ff f874 bl 80002c0 <HAL_GetTick>
  2640. 80011d8: 4606 mov r6, r0
  2641. huart->TxXferSize = Size;
  2642. 80011da: f8a4 8024 strh.w r8, [r4, #36] ; 0x24
  2643. huart->TxXferCount = Size;
  2644. 80011de: f8a4 8026 strh.w r8, [r4, #38] ; 0x26
  2645. while(huart->TxXferCount > 0U)
  2646. 80011e2: 8ce3 ldrh r3, [r4, #38] ; 0x26
  2647. 80011e4: b29b uxth r3, r3
  2648. 80011e6: b96b cbnz r3, 8001204 <HAL_UART_Transmit+0x64>
  2649. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
  2650. 80011e8: 463b mov r3, r7
  2651. 80011ea: 4632 mov r2, r6
  2652. 80011ec: 2140 movs r1, #64 ; 0x40
  2653. 80011ee: 4620 mov r0, r4
  2654. 80011f0: f7ff ff80 bl 80010f4 <UART_WaitOnFlagUntilTimeout.constprop.3>
  2655. 80011f4: b9a8 cbnz r0, 8001222 <HAL_UART_Transmit+0x82>
  2656. huart->gState = HAL_UART_STATE_READY;
  2657. 80011f6: 2320 movs r3, #32
  2658. __HAL_UNLOCK(huart);
  2659. 80011f8: f884 0038 strb.w r0, [r4, #56] ; 0x38
  2660. huart->gState = HAL_UART_STATE_READY;
  2661. 80011fc: f884 3039 strb.w r3, [r4, #57] ; 0x39
  2662. return HAL_OK;
  2663. 8001200: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  2664. huart->TxXferCount--;
  2665. 8001204: 8ce3 ldrh r3, [r4, #38] ; 0x26
  2666. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
  2667. 8001206: 4632 mov r2, r6
  2668. huart->TxXferCount--;
  2669. 8001208: 3b01 subs r3, #1
  2670. 800120a: b29b uxth r3, r3
  2671. 800120c: 84e3 strh r3, [r4, #38] ; 0x26
  2672. if(huart->Init.WordLength == UART_WORDLENGTH_9B)
  2673. 800120e: 68a3 ldr r3, [r4, #8]
  2674. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
  2675. 8001210: 2180 movs r1, #128 ; 0x80
  2676. if(huart->Init.WordLength == UART_WORDLENGTH_9B)
  2677. 8001212: f5b3 5f80 cmp.w r3, #4096 ; 0x1000
  2678. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
  2679. 8001216: 4620 mov r0, r4
  2680. 8001218: 463b mov r3, r7
  2681. if(huart->Init.WordLength == UART_WORDLENGTH_9B)
  2682. 800121a: d10e bne.n 800123a <HAL_UART_Transmit+0x9a>
  2683. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
  2684. 800121c: f7ff ff6a bl 80010f4 <UART_WaitOnFlagUntilTimeout.constprop.3>
  2685. 8001220: b110 cbz r0, 8001228 <HAL_UART_Transmit+0x88>
  2686. return HAL_TIMEOUT;
  2687. 8001222: 2003 movs r0, #3
  2688. 8001224: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  2689. huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
  2690. 8001228: 882b ldrh r3, [r5, #0]
  2691. 800122a: 6822 ldr r2, [r4, #0]
  2692. 800122c: f3c3 0308 ubfx r3, r3, #0, #9
  2693. 8001230: 6053 str r3, [r2, #4]
  2694. if(huart->Init.Parity == UART_PARITY_NONE)
  2695. 8001232: 6923 ldr r3, [r4, #16]
  2696. 8001234: b943 cbnz r3, 8001248 <HAL_UART_Transmit+0xa8>
  2697. pData +=2U;
  2698. 8001236: 3502 adds r5, #2
  2699. 8001238: e7d3 b.n 80011e2 <HAL_UART_Transmit+0x42>
  2700. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
  2701. 800123a: f7ff ff5b bl 80010f4 <UART_WaitOnFlagUntilTimeout.constprop.3>
  2702. 800123e: 2800 cmp r0, #0
  2703. 8001240: d1ef bne.n 8001222 <HAL_UART_Transmit+0x82>
  2704. huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
  2705. 8001242: 6823 ldr r3, [r4, #0]
  2706. 8001244: 782a ldrb r2, [r5, #0]
  2707. 8001246: 605a str r2, [r3, #4]
  2708. 8001248: 3501 adds r5, #1
  2709. 800124a: e7ca b.n 80011e2 <HAL_UART_Transmit+0x42>
  2710. return HAL_ERROR;
  2711. 800124c: 2001 movs r0, #1
  2712. 800124e: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  2713. return HAL_BUSY;
  2714. 8001252: 2002 movs r0, #2
  2715. }
  2716. 8001254: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  2717. 08001258 <HAL_UART_Receive_IT>:
  2718. if(huart->RxState == HAL_UART_STATE_READY)
  2719. 8001258: f890 303a ldrb.w r3, [r0, #58] ; 0x3a
  2720. 800125c: 2b20 cmp r3, #32
  2721. 800125e: d120 bne.n 80012a2 <HAL_UART_Receive_IT+0x4a>
  2722. if((pData == NULL) || (Size == 0U))
  2723. 8001260: b1e9 cbz r1, 800129e <HAL_UART_Receive_IT+0x46>
  2724. 8001262: b1e2 cbz r2, 800129e <HAL_UART_Receive_IT+0x46>
  2725. __HAL_LOCK(huart);
  2726. 8001264: f890 3038 ldrb.w r3, [r0, #56] ; 0x38
  2727. 8001268: 2b01 cmp r3, #1
  2728. 800126a: d01a beq.n 80012a2 <HAL_UART_Receive_IT+0x4a>
  2729. huart->RxXferCount = Size;
  2730. 800126c: 85c2 strh r2, [r0, #46] ; 0x2e
  2731. huart->RxXferSize = Size;
  2732. 800126e: 8582 strh r2, [r0, #44] ; 0x2c
  2733. huart->ErrorCode = HAL_UART_ERROR_NONE;
  2734. 8001270: 2300 movs r3, #0
  2735. huart->RxState = HAL_UART_STATE_BUSY_RX;
  2736. 8001272: 2222 movs r2, #34 ; 0x22
  2737. huart->ErrorCode = HAL_UART_ERROR_NONE;
  2738. 8001274: 63c3 str r3, [r0, #60] ; 0x3c
  2739. huart->RxState = HAL_UART_STATE_BUSY_RX;
  2740. 8001276: f880 203a strb.w r2, [r0, #58] ; 0x3a
  2741. __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
  2742. 800127a: 6802 ldr r2, [r0, #0]
  2743. huart->pRxBuffPtr = pData;
  2744. 800127c: 6281 str r1, [r0, #40] ; 0x28
  2745. __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
  2746. 800127e: 68d1 ldr r1, [r2, #12]
  2747. __HAL_UNLOCK(huart);
  2748. 8001280: f880 3038 strb.w r3, [r0, #56] ; 0x38
  2749. __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
  2750. 8001284: f441 7180 orr.w r1, r1, #256 ; 0x100
  2751. 8001288: 60d1 str r1, [r2, #12]
  2752. __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
  2753. 800128a: 6951 ldr r1, [r2, #20]
  2754. return HAL_OK;
  2755. 800128c: 4618 mov r0, r3
  2756. __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
  2757. 800128e: f041 0101 orr.w r1, r1, #1
  2758. 8001292: 6151 str r1, [r2, #20]
  2759. __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
  2760. 8001294: 68d1 ldr r1, [r2, #12]
  2761. 8001296: f041 0120 orr.w r1, r1, #32
  2762. 800129a: 60d1 str r1, [r2, #12]
  2763. return HAL_OK;
  2764. 800129c: 4770 bx lr
  2765. return HAL_ERROR;
  2766. 800129e: 2001 movs r0, #1
  2767. 80012a0: 4770 bx lr
  2768. return HAL_BUSY;
  2769. 80012a2: 2002 movs r0, #2
  2770. }
  2771. 80012a4: 4770 bx lr
  2772. 080012a6 <HAL_UART_TxCpltCallback>:
  2773. 80012a6: 4770 bx lr
  2774. 080012a8 <UART_Receive_IT>:
  2775. if(huart->RxState == HAL_UART_STATE_BUSY_RX)
  2776. 80012a8: f890 303a ldrb.w r3, [r0, #58] ; 0x3a
  2777. {
  2778. 80012ac: b510 push {r4, lr}
  2779. if(huart->RxState == HAL_UART_STATE_BUSY_RX)
  2780. 80012ae: 2b22 cmp r3, #34 ; 0x22
  2781. 80012b0: d136 bne.n 8001320 <UART_Receive_IT+0x78>
  2782. if(huart->Init.WordLength == UART_WORDLENGTH_9B)
  2783. 80012b2: 6883 ldr r3, [r0, #8]
  2784. 80012b4: 6901 ldr r1, [r0, #16]
  2785. 80012b6: f5b3 5f80 cmp.w r3, #4096 ; 0x1000
  2786. 80012ba: 6802 ldr r2, [r0, #0]
  2787. 80012bc: 6a83 ldr r3, [r0, #40] ; 0x28
  2788. 80012be: d123 bne.n 8001308 <UART_Receive_IT+0x60>
  2789. *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
  2790. 80012c0: 6852 ldr r2, [r2, #4]
  2791. if(huart->Init.Parity == UART_PARITY_NONE)
  2792. 80012c2: b9e9 cbnz r1, 8001300 <UART_Receive_IT+0x58>
  2793. *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
  2794. 80012c4: f3c2 0208 ubfx r2, r2, #0, #9
  2795. 80012c8: f823 2b02 strh.w r2, [r3], #2
  2796. huart->pRxBuffPtr += 1U;
  2797. 80012cc: 6283 str r3, [r0, #40] ; 0x28
  2798. if(--huart->RxXferCount == 0U)
  2799. 80012ce: 8dc4 ldrh r4, [r0, #46] ; 0x2e
  2800. 80012d0: 3c01 subs r4, #1
  2801. 80012d2: b2a4 uxth r4, r4
  2802. 80012d4: 85c4 strh r4, [r0, #46] ; 0x2e
  2803. 80012d6: b98c cbnz r4, 80012fc <UART_Receive_IT+0x54>
  2804. __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
  2805. 80012d8: 6803 ldr r3, [r0, #0]
  2806. 80012da: 68da ldr r2, [r3, #12]
  2807. 80012dc: f022 0220 bic.w r2, r2, #32
  2808. 80012e0: 60da str r2, [r3, #12]
  2809. __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
  2810. 80012e2: 68da ldr r2, [r3, #12]
  2811. 80012e4: f422 7280 bic.w r2, r2, #256 ; 0x100
  2812. 80012e8: 60da str r2, [r3, #12]
  2813. __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
  2814. 80012ea: 695a ldr r2, [r3, #20]
  2815. 80012ec: f022 0201 bic.w r2, r2, #1
  2816. 80012f0: 615a str r2, [r3, #20]
  2817. huart->RxState = HAL_UART_STATE_READY;
  2818. 80012f2: 2320 movs r3, #32
  2819. 80012f4: f880 303a strb.w r3, [r0, #58] ; 0x3a
  2820. HAL_UART_RxCpltCallback(huart);
  2821. 80012f8: f000 f9d4 bl 80016a4 <HAL_UART_RxCpltCallback>
  2822. if(--huart->RxXferCount == 0U)
  2823. 80012fc: 2000 movs r0, #0
  2824. }
  2825. 80012fe: bd10 pop {r4, pc}
  2826. *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
  2827. 8001300: b2d2 uxtb r2, r2
  2828. 8001302: f823 2b01 strh.w r2, [r3], #1
  2829. 8001306: e7e1 b.n 80012cc <UART_Receive_IT+0x24>
  2830. if(huart->Init.Parity == UART_PARITY_NONE)
  2831. 8001308: b921 cbnz r1, 8001314 <UART_Receive_IT+0x6c>
  2832. *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
  2833. 800130a: 1c59 adds r1, r3, #1
  2834. 800130c: 6852 ldr r2, [r2, #4]
  2835. 800130e: 6281 str r1, [r0, #40] ; 0x28
  2836. *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
  2837. 8001310: 701a strb r2, [r3, #0]
  2838. 8001312: e7dc b.n 80012ce <UART_Receive_IT+0x26>
  2839. 8001314: 6852 ldr r2, [r2, #4]
  2840. 8001316: 1c59 adds r1, r3, #1
  2841. 8001318: 6281 str r1, [r0, #40] ; 0x28
  2842. 800131a: f002 027f and.w r2, r2, #127 ; 0x7f
  2843. 800131e: e7f7 b.n 8001310 <UART_Receive_IT+0x68>
  2844. return HAL_BUSY;
  2845. 8001320: 2002 movs r0, #2
  2846. 8001322: bd10 pop {r4, pc}
  2847. 08001324 <HAL_UART_ErrorCallback>:
  2848. 8001324: 4770 bx lr
  2849. ...
  2850. 08001328 <HAL_UART_IRQHandler>:
  2851. uint32_t isrflags = READ_REG(huart->Instance->SR);
  2852. 8001328: 6803 ldr r3, [r0, #0]
  2853. {
  2854. 800132a: b570 push {r4, r5, r6, lr}
  2855. uint32_t isrflags = READ_REG(huart->Instance->SR);
  2856. 800132c: 681a ldr r2, [r3, #0]
  2857. {
  2858. 800132e: 4604 mov r4, r0
  2859. if(errorflags == RESET)
  2860. 8001330: 0716 lsls r6, r2, #28
  2861. uint32_t cr1its = READ_REG(huart->Instance->CR1);
  2862. 8001332: 68d9 ldr r1, [r3, #12]
  2863. uint32_t cr3its = READ_REG(huart->Instance->CR3);
  2864. 8001334: 695d ldr r5, [r3, #20]
  2865. if(errorflags == RESET)
  2866. 8001336: d107 bne.n 8001348 <HAL_UART_IRQHandler+0x20>
  2867. if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
  2868. 8001338: 0696 lsls r6, r2, #26
  2869. 800133a: d55a bpl.n 80013f2 <HAL_UART_IRQHandler+0xca>
  2870. 800133c: 068d lsls r5, r1, #26
  2871. 800133e: d558 bpl.n 80013f2 <HAL_UART_IRQHandler+0xca>
  2872. }
  2873. 8001340: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr}
  2874. UART_Receive_IT(huart);
  2875. 8001344: f7ff bfb0 b.w 80012a8 <UART_Receive_IT>
  2876. if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
  2877. 8001348: f015 0501 ands.w r5, r5, #1
  2878. 800134c: d102 bne.n 8001354 <HAL_UART_IRQHandler+0x2c>
  2879. 800134e: f411 7f90 tst.w r1, #288 ; 0x120
  2880. 8001352: d04e beq.n 80013f2 <HAL_UART_IRQHandler+0xca>
  2881. if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
  2882. 8001354: 07d3 lsls r3, r2, #31
  2883. 8001356: d505 bpl.n 8001364 <HAL_UART_IRQHandler+0x3c>
  2884. 8001358: 05ce lsls r6, r1, #23
  2885. huart->ErrorCode |= HAL_UART_ERROR_PE;
  2886. 800135a: bf42 ittt mi
  2887. 800135c: 6be3 ldrmi r3, [r4, #60] ; 0x3c
  2888. 800135e: f043 0301 orrmi.w r3, r3, #1
  2889. 8001362: 63e3 strmi r3, [r4, #60] ; 0x3c
  2890. if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
  2891. 8001364: 0750 lsls r0, r2, #29
  2892. 8001366: d504 bpl.n 8001372 <HAL_UART_IRQHandler+0x4a>
  2893. 8001368: b11d cbz r5, 8001372 <HAL_UART_IRQHandler+0x4a>
  2894. huart->ErrorCode |= HAL_UART_ERROR_NE;
  2895. 800136a: 6be3 ldr r3, [r4, #60] ; 0x3c
  2896. 800136c: f043 0302 orr.w r3, r3, #2
  2897. 8001370: 63e3 str r3, [r4, #60] ; 0x3c
  2898. if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
  2899. 8001372: 0793 lsls r3, r2, #30
  2900. 8001374: d504 bpl.n 8001380 <HAL_UART_IRQHandler+0x58>
  2901. 8001376: b11d cbz r5, 8001380 <HAL_UART_IRQHandler+0x58>
  2902. huart->ErrorCode |= HAL_UART_ERROR_FE;
  2903. 8001378: 6be3 ldr r3, [r4, #60] ; 0x3c
  2904. 800137a: f043 0304 orr.w r3, r3, #4
  2905. 800137e: 63e3 str r3, [r4, #60] ; 0x3c
  2906. if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
  2907. 8001380: 0716 lsls r6, r2, #28
  2908. 8001382: d504 bpl.n 800138e <HAL_UART_IRQHandler+0x66>
  2909. 8001384: b11d cbz r5, 800138e <HAL_UART_IRQHandler+0x66>
  2910. huart->ErrorCode |= HAL_UART_ERROR_ORE;
  2911. 8001386: 6be3 ldr r3, [r4, #60] ; 0x3c
  2912. 8001388: f043 0308 orr.w r3, r3, #8
  2913. 800138c: 63e3 str r3, [r4, #60] ; 0x3c
  2914. if(huart->ErrorCode != HAL_UART_ERROR_NONE)
  2915. 800138e: 6be3 ldr r3, [r4, #60] ; 0x3c
  2916. 8001390: 2b00 cmp r3, #0
  2917. 8001392: d066 beq.n 8001462 <HAL_UART_IRQHandler+0x13a>
  2918. if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
  2919. 8001394: 0695 lsls r5, r2, #26
  2920. 8001396: d504 bpl.n 80013a2 <HAL_UART_IRQHandler+0x7a>
  2921. 8001398: 0688 lsls r0, r1, #26
  2922. 800139a: d502 bpl.n 80013a2 <HAL_UART_IRQHandler+0x7a>
  2923. UART_Receive_IT(huart);
  2924. 800139c: 4620 mov r0, r4
  2925. 800139e: f7ff ff83 bl 80012a8 <UART_Receive_IT>
  2926. dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
  2927. 80013a2: 6823 ldr r3, [r4, #0]
  2928. UART_EndRxTransfer(huart);
  2929. 80013a4: 4620 mov r0, r4
  2930. dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
  2931. 80013a6: 695d ldr r5, [r3, #20]
  2932. if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
  2933. 80013a8: 6be2 ldr r2, [r4, #60] ; 0x3c
  2934. 80013aa: 0711 lsls r1, r2, #28
  2935. 80013ac: d402 bmi.n 80013b4 <HAL_UART_IRQHandler+0x8c>
  2936. 80013ae: f015 0540 ands.w r5, r5, #64 ; 0x40
  2937. 80013b2: d01a beq.n 80013ea <HAL_UART_IRQHandler+0xc2>
  2938. UART_EndRxTransfer(huart);
  2939. 80013b4: f7ff fdf2 bl 8000f9c <UART_EndRxTransfer>
  2940. if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
  2941. 80013b8: 6823 ldr r3, [r4, #0]
  2942. 80013ba: 695a ldr r2, [r3, #20]
  2943. 80013bc: 0652 lsls r2, r2, #25
  2944. 80013be: d510 bpl.n 80013e2 <HAL_UART_IRQHandler+0xba>
  2945. CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
  2946. 80013c0: 695a ldr r2, [r3, #20]
  2947. if(huart->hdmarx != NULL)
  2948. 80013c2: 6b60 ldr r0, [r4, #52] ; 0x34
  2949. CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
  2950. 80013c4: f022 0240 bic.w r2, r2, #64 ; 0x40
  2951. 80013c8: 615a str r2, [r3, #20]
  2952. if(huart->hdmarx != NULL)
  2953. 80013ca: b150 cbz r0, 80013e2 <HAL_UART_IRQHandler+0xba>
  2954. huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
  2955. 80013cc: 4b25 ldr r3, [pc, #148] ; (8001464 <HAL_UART_IRQHandler+0x13c>)
  2956. 80013ce: 6343 str r3, [r0, #52] ; 0x34
  2957. if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
  2958. 80013d0: f7fe fff6 bl 80003c0 <HAL_DMA_Abort_IT>
  2959. 80013d4: 2800 cmp r0, #0
  2960. 80013d6: d044 beq.n 8001462 <HAL_UART_IRQHandler+0x13a>
  2961. huart->hdmarx->XferAbortCallback(huart->hdmarx);
  2962. 80013d8: 6b60 ldr r0, [r4, #52] ; 0x34
  2963. }
  2964. 80013da: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr}
  2965. huart->hdmarx->XferAbortCallback(huart->hdmarx);
  2966. 80013de: 6b43 ldr r3, [r0, #52] ; 0x34
  2967. 80013e0: 4718 bx r3
  2968. HAL_UART_ErrorCallback(huart);
  2969. 80013e2: 4620 mov r0, r4
  2970. 80013e4: f7ff ff9e bl 8001324 <HAL_UART_ErrorCallback>
  2971. 80013e8: bd70 pop {r4, r5, r6, pc}
  2972. HAL_UART_ErrorCallback(huart);
  2973. 80013ea: f7ff ff9b bl 8001324 <HAL_UART_ErrorCallback>
  2974. huart->ErrorCode = HAL_UART_ERROR_NONE;
  2975. 80013ee: 63e5 str r5, [r4, #60] ; 0x3c
  2976. 80013f0: bd70 pop {r4, r5, r6, pc}
  2977. if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
  2978. 80013f2: 0616 lsls r6, r2, #24
  2979. 80013f4: d527 bpl.n 8001446 <HAL_UART_IRQHandler+0x11e>
  2980. 80013f6: 060d lsls r5, r1, #24
  2981. 80013f8: d525 bpl.n 8001446 <HAL_UART_IRQHandler+0x11e>
  2982. if(huart->gState == HAL_UART_STATE_BUSY_TX)
  2983. 80013fa: f894 2039 ldrb.w r2, [r4, #57] ; 0x39
  2984. 80013fe: 2a21 cmp r2, #33 ; 0x21
  2985. 8001400: d12f bne.n 8001462 <HAL_UART_IRQHandler+0x13a>
  2986. if(huart->Init.WordLength == UART_WORDLENGTH_9B)
  2987. 8001402: 68a2 ldr r2, [r4, #8]
  2988. 8001404: f5b2 5f80 cmp.w r2, #4096 ; 0x1000
  2989. 8001408: 6a22 ldr r2, [r4, #32]
  2990. 800140a: d117 bne.n 800143c <HAL_UART_IRQHandler+0x114>
  2991. huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
  2992. 800140c: 8811 ldrh r1, [r2, #0]
  2993. 800140e: f3c1 0108 ubfx r1, r1, #0, #9
  2994. 8001412: 6059 str r1, [r3, #4]
  2995. if(huart->Init.Parity == UART_PARITY_NONE)
  2996. 8001414: 6921 ldr r1, [r4, #16]
  2997. 8001416: b979 cbnz r1, 8001438 <HAL_UART_IRQHandler+0x110>
  2998. huart->pTxBuffPtr += 2U;
  2999. 8001418: 3202 adds r2, #2
  3000. huart->pTxBuffPtr += 1U;
  3001. 800141a: 6222 str r2, [r4, #32]
  3002. if(--huart->TxXferCount == 0U)
  3003. 800141c: 8ce2 ldrh r2, [r4, #38] ; 0x26
  3004. 800141e: 3a01 subs r2, #1
  3005. 8001420: b292 uxth r2, r2
  3006. 8001422: 84e2 strh r2, [r4, #38] ; 0x26
  3007. 8001424: b9ea cbnz r2, 8001462 <HAL_UART_IRQHandler+0x13a>
  3008. __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
  3009. 8001426: 68da ldr r2, [r3, #12]
  3010. 8001428: f022 0280 bic.w r2, r2, #128 ; 0x80
  3011. 800142c: 60da str r2, [r3, #12]
  3012. __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
  3013. 800142e: 68da ldr r2, [r3, #12]
  3014. 8001430: f042 0240 orr.w r2, r2, #64 ; 0x40
  3015. 8001434: 60da str r2, [r3, #12]
  3016. 8001436: bd70 pop {r4, r5, r6, pc}
  3017. huart->pTxBuffPtr += 1U;
  3018. 8001438: 3201 adds r2, #1
  3019. 800143a: e7ee b.n 800141a <HAL_UART_IRQHandler+0xf2>
  3020. huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
  3021. 800143c: 1c51 adds r1, r2, #1
  3022. 800143e: 6221 str r1, [r4, #32]
  3023. 8001440: 7812 ldrb r2, [r2, #0]
  3024. 8001442: 605a str r2, [r3, #4]
  3025. 8001444: e7ea b.n 800141c <HAL_UART_IRQHandler+0xf4>
  3026. if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  3027. 8001446: 0650 lsls r0, r2, #25
  3028. 8001448: d50b bpl.n 8001462 <HAL_UART_IRQHandler+0x13a>
  3029. 800144a: 064a lsls r2, r1, #25
  3030. 800144c: d509 bpl.n 8001462 <HAL_UART_IRQHandler+0x13a>
  3031. __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
  3032. 800144e: 68da ldr r2, [r3, #12]
  3033. HAL_UART_TxCpltCallback(huart);
  3034. 8001450: 4620 mov r0, r4
  3035. __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
  3036. 8001452: f022 0240 bic.w r2, r2, #64 ; 0x40
  3037. 8001456: 60da str r2, [r3, #12]
  3038. huart->gState = HAL_UART_STATE_READY;
  3039. 8001458: 2320 movs r3, #32
  3040. 800145a: f884 3039 strb.w r3, [r4, #57] ; 0x39
  3041. HAL_UART_TxCpltCallback(huart);
  3042. 800145e: f7ff ff22 bl 80012a6 <HAL_UART_TxCpltCallback>
  3043. 8001462: bd70 pop {r4, r5, r6, pc}
  3044. 8001464: 08001469 .word 0x08001469
  3045. 08001468 <UART_DMAAbortOnError>:
  3046. {
  3047. 8001468: b508 push {r3, lr}
  3048. huart->RxXferCount = 0x00U;
  3049. 800146a: 2300 movs r3, #0
  3050. UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  3051. 800146c: 6a40 ldr r0, [r0, #36] ; 0x24
  3052. huart->RxXferCount = 0x00U;
  3053. 800146e: 85c3 strh r3, [r0, #46] ; 0x2e
  3054. huart->TxXferCount = 0x00U;
  3055. 8001470: 84c3 strh r3, [r0, #38] ; 0x26
  3056. HAL_UART_ErrorCallback(huart);
  3057. 8001472: f7ff ff57 bl 8001324 <HAL_UART_ErrorCallback>
  3058. 8001476: bd08 pop {r3, pc}
  3059. 08001478 <RGB_Response_Func>:
  3060. void RGB_Response_Func(uint8_t* data);
  3061. void RGB_Response_Func(uint8_t* data){
  3062. 8001478: b510 push {r4, lr}
  3063. #if 0
  3064. for(uint8_t i = 0; i < 10; i++){
  3065. printf("%02x ",data[i]);
  3066. }
  3067. #endif
  3068. switch(type){
  3069. 800147a: 7843 ldrb r3, [r0, #1]
  3070. void RGB_Response_Func(uint8_t* data){
  3071. 800147c: 4604 mov r4, r0
  3072. switch(type){
  3073. 800147e: 3b01 subs r3, #1
  3074. 8001480: 2b05 cmp r3, #5
  3075. 8001482: d81b bhi.n 80014bc <RGB_Response_Func+0x44>
  3076. 8001484: e8df f003 tbb [pc, r3]
  3077. 8001488: 1a090309 .word 0x1a090309
  3078. 800148c: 100e .short 0x100e
  3079. case RGB_Status_Data_Request:
  3080. Uart1_Data_Send(data,RGB_SensorDataRequest_Length);
  3081. break;
  3082. case RGB_ControllerID_SET:
  3083. Uart3_Data_Send(data,RGB_ControllerID_SET_Length);
  3084. 800148e: 210a movs r1, #10
  3085. break;
  3086. case RGB_SensorID_SET:
  3087. Uart1_Data_Send(data,RGB_SensorIDAutoSetRequest_Length);
  3088. break;
  3089. case RGB_Status_Data_Response:
  3090. Uart3_Data_Send(data,RGB_SensorDataResponse_Length);
  3091. 8001490: 4620 mov r0, r4
  3092. Flash_write(&data[0]);
  3093. break;
  3094. }
  3095. }
  3096. 8001492: e8bd 4010 ldmia.w sp!, {r4, lr}
  3097. Uart3_Data_Send(data,RGB_SensorDataResponse_Length);
  3098. 8001496: f000 b991 b.w 80017bc <Uart3_Data_Send>
  3099. Uart1_Data_Send(data,RGB_SensorIDAutoSetRequest_Length);
  3100. 800149a: 2107 movs r1, #7
  3101. }
  3102. 800149c: e8bd 4010 ldmia.w sp!, {r4, lr}
  3103. Uart1_Data_Send(data,RGB_SensorIDAutoSetRequest_Length);
  3104. 80014a0: f000 b994 b.w 80017cc <Uart1_Data_Send>
  3105. Uart3_Data_Send(data,RGB_SensorDataResponse_Length);
  3106. 80014a4: 210f movs r1, #15
  3107. 80014a6: e7f3 b.n 8001490 <RGB_Response_Func+0x18>
  3108. Uart3_Data_Send(data,data[blucell_length] + 3);
  3109. 80014a8: 7881 ldrb r1, [r0, #2]
  3110. 80014aa: 3103 adds r1, #3
  3111. 80014ac: b2c9 uxtb r1, r1
  3112. 80014ae: f000 f985 bl 80017bc <Uart3_Data_Send>
  3113. Flash_write(&data[0]);
  3114. 80014b2: 4620 mov r0, r4
  3115. }
  3116. 80014b4: e8bd 4010 ldmia.w sp!, {r4, lr}
  3117. Flash_write(&data[0]);
  3118. 80014b8: f000 bb3c b.w 8001b34 <Flash_write>
  3119. 80014bc: bd10 pop {r4, pc}
  3120. ...
  3121. 080014c0 <RGB_Alarm_Check>:
  3122. uint16_t Sensor_red[9] = {0,};
  3123. uint16_t Sensor_green[9] = {0,};
  3124. uint16_t Sensor_blue[9] = {0,};
  3125. void RGB_Alarm_Check(uint8_t* data){
  3126. 80014c0: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  3127. Sensor_red[data[blucell_srcid]] = ((data[blucell_red_H + 2] << 8)| data[blucell_red_L + 2]);
  3128. 80014c4: 7981 ldrb r1, [r0, #6]
  3129. 80014c6: 79c3 ldrb r3, [r0, #7]
  3130. 80014c8: 78c2 ldrb r2, [r0, #3]
  3131. 80014ca: 4d25 ldr r5, [pc, #148] ; (8001560 <RGB_Alarm_Check+0xa0>)
  3132. 80014cc: ea43 2301 orr.w r3, r3, r1, lsl #8
  3133. 80014d0: f825 3012 strh.w r3, [r5, r2, lsl #1]
  3134. Sensor_green[data[blucell_srcid]] = ((data[blucell_green_H + 2] << 8)| data[blucell_green_L + 2]);
  3135. 80014d4: 7a01 ldrb r1, [r0, #8]
  3136. 80014d6: 7a43 ldrb r3, [r0, #9]
  3137. 80014d8: 78c2 ldrb r2, [r0, #3]
  3138. 80014da: 4c22 ldr r4, [pc, #136] ; (8001564 <RGB_Alarm_Check+0xa4>)
  3139. 80014dc: ea43 2301 orr.w r3, r3, r1, lsl #8
  3140. 80014e0: f824 3012 strh.w r3, [r4, r2, lsl #1]
  3141. Sensor_blue[data[blucell_srcid]] = ((data[blucell_blue_H + 2] << 8)| data[blucell_blue_L + 2]);
  3142. 80014e4: 7a86 ldrb r6, [r0, #10]
  3143. 80014e6: 7ac3 ldrb r3, [r0, #11]
  3144. 80014e8: 78c2 ldrb r2, [r0, #3]
  3145. 80014ea: 491f ldr r1, [pc, #124] ; (8001568 <RGB_Alarm_Check+0xa8>)
  3146. 80014ec: ea43 2306 orr.w r3, r3, r6, lsl #8
  3147. 80014f0: f821 3012 strh.w r3, [r1, r2, lsl #1]
  3148. #endif
  3149. #if 1 // PYJ.2019.03.18_BEGIN --
  3150. uint8_t LED_Alarm = 0;
  3151. for(uint8_t i = 0; i < (SensorID_Cnt); i++){
  3152. 80014f4: 2200 movs r2, #0
  3153. 80014f6: 4b1d ldr r3, [pc, #116] ; (800156c <RGB_Alarm_Check+0xac>)
  3154. if(RGB_SensorRedLimit_Buf[SensorID_buf[i]] >= Sensor_red[SensorID_buf[i]]
  3155. 80014f8: 4e1d ldr r6, [pc, #116] ; (8001570 <RGB_Alarm_Check+0xb0>)
  3156. for(uint8_t i = 0; i < (SensorID_Cnt); i++){
  3157. 80014fa: 7818 ldrb r0, [r3, #0]
  3158. if(RGB_SensorRedLimit_Buf[SensorID_buf[i]] >= Sensor_red[SensorID_buf[i]]
  3159. 80014fc: 4f1d ldr r7, [pc, #116] ; (8001574 <RGB_Alarm_Check+0xb4>)
  3160. || RGB_SensorGreenLimit_Buf[SensorID_buf[i]] >= Sensor_green[SensorID_buf[i]]
  3161. 80014fe: f8df e080 ldr.w lr, [pc, #128] ; 8001580 <RGB_Alarm_Check+0xc0>
  3162. || RGB_SensorBlueLimit_Buf[SensorID_buf[i]] >= Sensor_blue[SensorID_buf[i]]) {
  3163. 8001502: f8df c080 ldr.w ip, [pc, #128] ; 8001584 <RGB_Alarm_Check+0xc4>
  3164. for(uint8_t i = 0; i < (SensorID_Cnt); i++){
  3165. 8001506: b2d3 uxtb r3, r2
  3166. 8001508: 4283 cmp r3, r0
  3167. 800150a: d307 bcc.n 800151c <RGB_Alarm_Check+0x5c>
  3168. if(LED_Alarm == 1){
  3169. HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
  3170. HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
  3171. // printf("LED : 1\r\n");
  3172. }else{
  3173. HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
  3174. 800150c: 2200 movs r2, #0
  3175. 800150e: f44f 5180 mov.w r1, #4096 ; 0x1000
  3176. 8001512: 4819 ldr r0, [pc, #100] ; (8001578 <RGB_Alarm_Check+0xb8>)
  3177. 8001514: f7ff f962 bl 80007dc <HAL_GPIO_WritePin>
  3178. HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
  3179. 8001518: 2201 movs r2, #1
  3180. 800151a: e01a b.n 8001552 <RGB_Alarm_Check+0x92>
  3181. if(RGB_SensorRedLimit_Buf[SensorID_buf[i]] >= Sensor_red[SensorID_buf[i]]
  3182. 800151c: 5d93 ldrb r3, [r2, r6]
  3183. 800151e: f837 9013 ldrh.w r9, [r7, r3, lsl #1]
  3184. 8001522: f835 8013 ldrh.w r8, [r5, r3, lsl #1]
  3185. 8001526: 45c1 cmp r9, r8
  3186. 8001528: d20c bcs.n 8001544 <RGB_Alarm_Check+0x84>
  3187. || RGB_SensorGreenLimit_Buf[SensorID_buf[i]] >= Sensor_green[SensorID_buf[i]]
  3188. 800152a: f83e 9013 ldrh.w r9, [lr, r3, lsl #1]
  3189. 800152e: f834 8013 ldrh.w r8, [r4, r3, lsl #1]
  3190. 8001532: 45c1 cmp r9, r8
  3191. 8001534: d206 bcs.n 8001544 <RGB_Alarm_Check+0x84>
  3192. || RGB_SensorBlueLimit_Buf[SensorID_buf[i]] >= Sensor_blue[SensorID_buf[i]]) {
  3193. 8001536: f83c 8013 ldrh.w r8, [ip, r3, lsl #1]
  3194. 800153a: f831 3013 ldrh.w r3, [r1, r3, lsl #1]
  3195. 800153e: 3201 adds r2, #1
  3196. 8001540: 4598 cmp r8, r3
  3197. 8001542: d3e0 bcc.n 8001506 <RGB_Alarm_Check+0x46>
  3198. HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
  3199. 8001544: 2201 movs r2, #1
  3200. 8001546: f44f 5180 mov.w r1, #4096 ; 0x1000
  3201. 800154a: 480b ldr r0, [pc, #44] ; (8001578 <RGB_Alarm_Check+0xb8>)
  3202. 800154c: f7ff f946 bl 80007dc <HAL_GPIO_WritePin>
  3203. HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
  3204. 8001550: 2200 movs r2, #0
  3205. printf("Sensor_blue %04x\r\n",Sensor_blue);
  3206. #endif // PYJ.2019.03.18_END --
  3207. }
  3208. #endif // PYJ.2019.03.18_END --
  3209. }
  3210. 8001552: e8bd 43f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  3211. HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
  3212. 8001556: f44f 5100 mov.w r1, #8192 ; 0x2000
  3213. 800155a: 4808 ldr r0, [pc, #32] ; (800157c <RGB_Alarm_Check+0xbc>)
  3214. 800155c: f7ff b93e b.w 80007dc <HAL_GPIO_WritePin>
  3215. 8001560: 200000f8 .word 0x200000f8
  3216. 8001564: 200000e6 .word 0x200000e6
  3217. 8001568: 200000d4 .word 0x200000d4
  3218. 800156c: 200000ca .word 0x200000ca
  3219. 8001570: 200000cb .word 0x200000cb
  3220. 8001574: 200000b8 .word 0x200000b8
  3221. 8001578: 40010c00 .word 0x40010c00
  3222. 800157c: 40010800 .word 0x40010800
  3223. 8001580: 200000a6 .word 0x200000a6
  3224. 8001584: 20000094 .word 0x20000094
  3225. 08001588 <RGB_Controller_Func>:
  3226. void RGB_Controller_Func(uint8_t* data){
  3227. 8001588: b530 push {r4, r5, lr}
  3228. RGB_CMD_T type = data[blucell_type];
  3229. 800158a: 7845 ldrb r5, [r0, #1]
  3230. void RGB_Controller_Func(uint8_t* data){
  3231. 800158c: b09b sub sp, #108 ; 0x6c
  3232. 800158e: 4604 mov r4, r0
  3233. uint8_t Result_buf[100] = {0,};
  3234. 8001590: 2264 movs r2, #100 ; 0x64
  3235. 8001592: 2100 movs r1, #0
  3236. 8001594: a801 add r0, sp, #4
  3237. 8001596: f000 fe80 bl 800229a <memset>
  3238. switch(type){
  3239. 800159a: 1e6b subs r3, r5, #1
  3240. 800159c: 2b05 cmp r3, #5
  3241. 800159e: d811 bhi.n 80015c4 <RGB_Controller_Func+0x3c>
  3242. 80015a0: e8df f003 tbb [pc, r3]
  3243. 80015a4: 33211503 .word 0x33211503
  3244. 80015a8: 4c3a .short 0x4c3a
  3245. case RGB_Status_Data_Request:
  3246. // printf("=====RGB_Status_Data_Request=====\r\n");
  3247. data[5] = STH30_CreateCrc(&data[blucell_type],data[blucell_length]);
  3248. 80015aa: 78a1 ldrb r1, [r4, #2]
  3249. 80015ac: 1c60 adds r0, r4, #1
  3250. 80015ae: f000 fcd9 bl 8001f64 <STH30_CreateCrc>
  3251. 80015b2: 7160 strb r0, [r4, #5]
  3252. memcpy(&Result_buf[blucell_stx],&data[blucell_stx],RGB_SensorDataRequest_Length);
  3253. 80015b4: 88a2 ldrh r2, [r4, #4]
  3254. 80015b6: 6820 ldr r0, [r4, #0]
  3255. 80015b8: 79a3 ldrb r3, [r4, #6]
  3256. 80015ba: 9001 str r0, [sp, #4]
  3257. 80015bc: f8ad 2008 strh.w r2, [sp, #8]
  3258. 80015c0: f88d 300a strb.w r3, [sp, #10]
  3259. break;
  3260. default:
  3261. break;
  3262. }
  3263. RGB_Response_Func(&Result_buf[blucell_stx]);
  3264. 80015c4: a801 add r0, sp, #4
  3265. 80015c6: f7ff ff57 bl 8001478 <RGB_Response_Func>
  3266. return;
  3267. }
  3268. 80015ca: b01b add sp, #108 ; 0x6c
  3269. 80015cc: bd30 pop {r4, r5, pc}
  3270. memcpy(&Result_buf[blucell_stx],&data[blucell_stx],data[blucell_length] + 3);
  3271. 80015ce: 78a2 ldrb r2, [r4, #2]
  3272. 80015d0: 4621 mov r1, r4
  3273. 80015d2: 3203 adds r2, #3
  3274. 80015d4: a801 add r0, sp, #4
  3275. 80015d6: f000 fe55 bl 8002284 <memcpy>
  3276. MyControllerID = Result_buf[7] = data[7];//�긽��諛⑹쓽 DST ID �뒗 �굹�쓽 ID �씠�떎.
  3277. 80015da: 79e3 ldrb r3, [r4, #7]
  3278. 80015dc: 4a2b ldr r2, [pc, #172] ; (800168c <RGB_Controller_Func+0x104>)
  3279. 80015de: f88d 300b strb.w r3, [sp, #11]
  3280. SensorID_Cnt++;
  3281. 80015e2: 7013 strb r3, [r2, #0]
  3282. break;
  3283. 80015e4: e7ee b.n 80015c4 <RGB_Controller_Func+0x3c>
  3284. RGB_SensorIDAutoSet(1);
  3285. 80015e6: 2001 movs r0, #1
  3286. 80015e8: f000 f8e2 bl 80017b0 <RGB_SensorIDAutoSet>
  3287. memcpy(&Result_buf[blucell_stx],&data[blucell_stx],data[blucell_length] + 3);
  3288. 80015ec: 78a2 ldrb r2, [r4, #2]
  3289. 80015ee: 4621 mov r1, r4
  3290. 80015f0: 3203 adds r2, #3
  3291. 80015f2: a801 add r0, sp, #4
  3292. 80015f4: f000 fe46 bl 8002284 <memcpy>
  3293. Result_buf[5] = STH30_CreateCrc(&Result_buf[blucell_type],Result_buf[blucell_length]);
  3294. 80015f8: f89d 1006 ldrb.w r1, [sp, #6]
  3295. 80015fc: f10d 0005 add.w r0, sp, #5
  3296. 8001600: f000 fcb0 bl 8001f64 <STH30_CreateCrc>
  3297. 8001604: f88d 0009 strb.w r0, [sp, #9]
  3298. break;
  3299. 8001608: e7dc b.n 80015c4 <RGB_Controller_Func+0x3c>
  3300. SensorID_buf[SensorID_Cnt] = data[blucell_length + 1];
  3301. 800160a: 4a21 ldr r2, [pc, #132] ; (8001690 <RGB_Controller_Func+0x108>)
  3302. 800160c: 78e0 ldrb r0, [r4, #3]
  3303. 800160e: 7813 ldrb r3, [r2, #0]
  3304. 8001610: 4920 ldr r1, [pc, #128] ; (8001694 <RGB_Controller_Func+0x10c>)
  3305. 8001612: 54c8 strb r0, [r1, r3]
  3306. SensorID_Cnt++;
  3307. 8001614: 3301 adds r3, #1
  3308. 8001616: e7e4 b.n 80015e2 <RGB_Controller_Func+0x5a>
  3309. memcpy(&Result_buf[blucell_stx],&data[blucell_stx],data[blucell_length] + 3);
  3310. 8001618: 78a2 ldrb r2, [r4, #2]
  3311. 800161a: 4621 mov r1, r4
  3312. 800161c: 3203 adds r2, #3
  3313. 800161e: a801 add r0, sp, #4
  3314. 8001620: f000 fe30 bl 8002284 <memcpy>
  3315. Result_buf[5] = STH30_CreateCrc(&Result_buf[blucell_type],Result_buf[blucell_length]);
  3316. 8001624: f89d 1006 ldrb.w r1, [sp, #6]
  3317. 8001628: f10d 0005 add.w r0, sp, #5
  3318. 800162c: f000 fc9a bl 8001f64 <STH30_CreateCrc>
  3319. 8001630: f88d 0009 strb.w r0, [sp, #9]
  3320. RGB_Alarm_Check(&data[blucell_stx]);
  3321. 8001634: 4620 mov r0, r4
  3322. 8001636: f7ff ff43 bl 80014c0 <RGB_Alarm_Check>
  3323. break;
  3324. 800163a: e7c3 b.n 80015c4 <RGB_Controller_Func+0x3c>
  3325. memcpy(&Result_buf[blucell_stx],&data[blucell_stx],data[blucell_length] + 3);
  3326. 800163c: 78a2 ldrb r2, [r4, #2]
  3327. 800163e: 4621 mov r1, r4
  3328. 8001640: 3203 adds r2, #3
  3329. 8001642: a801 add r0, sp, #4
  3330. 8001644: f000 fe1e bl 8002284 <memcpy>
  3331. RGB_SensorRedLimit_Buf[data[blucell_dstid]] = ((data[blucell_red_H] << 8) |data[blucell_red_L]);
  3332. 8001648: 7922 ldrb r2, [r4, #4]
  3333. 800164a: 7963 ldrb r3, [r4, #5]
  3334. 800164c: 7aa1 ldrb r1, [r4, #10]
  3335. 800164e: ea43 2302 orr.w r3, r3, r2, lsl #8
  3336. 8001652: 4a11 ldr r2, [pc, #68] ; (8001698 <RGB_Controller_Func+0x110>)
  3337. Result_buf[blucell_crc] = STH30_CreateCrc(&Result_buf[blucell_type],Result_buf[blucell_length]);
  3338. 8001654: f10d 0005 add.w r0, sp, #5
  3339. RGB_SensorRedLimit_Buf[data[blucell_dstid]] = ((data[blucell_red_H] << 8) |data[blucell_red_L]);
  3340. 8001658: f822 3011 strh.w r3, [r2, r1, lsl #1]
  3341. RGB_SensorGreenLimit_Buf[data[blucell_dstid]] = ((data[blucell_green_H] << 8) |data[blucell_green_L]);
  3342. 800165c: 79a2 ldrb r2, [r4, #6]
  3343. 800165e: 79e3 ldrb r3, [r4, #7]
  3344. 8001660: 7aa1 ldrb r1, [r4, #10]
  3345. 8001662: ea43 2302 orr.w r3, r3, r2, lsl #8
  3346. 8001666: 4a0d ldr r2, [pc, #52] ; (800169c <RGB_Controller_Func+0x114>)
  3347. 8001668: f822 3011 strh.w r3, [r2, r1, lsl #1]
  3348. RGB_SensorBlueLimit_Buf[data[blucell_dstid]] = ((data[blucell_blue_H] << 8) |data[blucell_blue_L]);
  3349. 800166c: 7a22 ldrb r2, [r4, #8]
  3350. 800166e: 7a63 ldrb r3, [r4, #9]
  3351. 8001670: 7aa1 ldrb r1, [r4, #10]
  3352. 8001672: ea43 2302 orr.w r3, r3, r2, lsl #8
  3353. 8001676: 4a0a ldr r2, [pc, #40] ; (80016a0 <RGB_Controller_Func+0x118>)
  3354. 8001678: f822 3011 strh.w r3, [r2, r1, lsl #1]
  3355. Result_buf[blucell_crc] = STH30_CreateCrc(&Result_buf[blucell_type],Result_buf[blucell_length]);
  3356. 800167c: f89d 1006 ldrb.w r1, [sp, #6]
  3357. 8001680: f000 fc70 bl 8001f64 <STH30_CreateCrc>
  3358. 8001684: f88d 000f strb.w r0, [sp, #15]
  3359. break;
  3360. 8001688: e79c b.n 80015c4 <RGB_Controller_Func+0x3c>
  3361. 800168a: bf00 nop
  3362. 800168c: 20000110 .word 0x20000110
  3363. 8001690: 200000ca .word 0x200000ca
  3364. 8001694: 200000cb .word 0x200000cb
  3365. 8001698: 200000b8 .word 0x200000b8
  3366. 800169c: 200000a6 .word 0x200000a6
  3367. 80016a0: 20000094 .word 0x20000094
  3368. 080016a4 <HAL_UART_RxCpltCallback>:
  3369. void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
  3370. {
  3371. if(huart->Instance == USART1)//RGB Comunication
  3372. 80016a4: 6802 ldr r2, [r0, #0]
  3373. 80016a6: 4b2d ldr r3, [pc, #180] ; (800175c <HAL_UART_RxCpltCallback+0xb8>)
  3374. {
  3375. 80016a8: b510 push {r4, lr}
  3376. if(huart->Instance == USART1)//RGB Comunication
  3377. 80016aa: 429a cmp r2, r3
  3378. {
  3379. 80016ac: 4604 mov r4, r0
  3380. if(huart->Instance == USART1)//RGB Comunication
  3381. 80016ae: d11a bne.n 80016e6 <HAL_UART_RxCpltCallback+0x42>
  3382. {
  3383. buf[count_in1] = rx1_data[0];//(uint8_t)USART2->DR;
  3384. 80016b0: 4a2b ldr r2, [pc, #172] ; (8001760 <HAL_UART_RxCpltCallback+0xbc>)
  3385. 80016b2: 492c ldr r1, [pc, #176] ; (8001764 <HAL_UART_RxCpltCallback+0xc0>)
  3386. 80016b4: 7813 ldrb r3, [r2, #0]
  3387. 80016b6: 7808 ldrb r0, [r1, #0]
  3388. 80016b8: 492b ldr r1, [pc, #172] ; (8001768 <HAL_UART_RxCpltCallback+0xc4>)
  3389. // printf("data %02x \r\n",rx1_data[0]);
  3390. if(buf[count_in1++] == 0xEB){
  3391. 80016ba: 28eb cmp r0, #235 ; 0xeb
  3392. buf[count_in1] = rx1_data[0];//(uint8_t)USART2->DR;
  3393. 80016bc: 54c8 strb r0, [r1, r3]
  3394. if(buf[count_in1++] == 0xEB){
  3395. 80016be: f103 0301 add.w r3, r3, #1
  3396. 80016c2: b2db uxtb r3, r3
  3397. 80016c4: 7013 strb r3, [r2, #0]
  3398. 80016c6: d109 bne.n 80016dc <HAL_UART_RxCpltCallback+0x38>
  3399. if(buf[blucell_length] == (count_in1 - 3))
  3400. 80016c8: 7889 ldrb r1, [r1, #2]
  3401. 80016ca: 3b03 subs r3, #3
  3402. 80016cc: 4299 cmp r1, r3
  3403. }
  3404. }
  3405. void UartDataRecvSet(uint8_t val){
  3406. UartDataisReved = val;
  3407. 80016ce: bf0b itete eq
  3408. 80016d0: 2201 moveq r2, #1
  3409. count_in1 = 0;
  3410. 80016d2: 2300 movne r3, #0
  3411. UartDataisReved = val;
  3412. 80016d4: 4b25 ldreq r3, [pc, #148] ; (800176c <HAL_UART_RxCpltCallback+0xc8>)
  3413. count_in1 = 0;
  3414. 80016d6: 7013 strbne r3, [r2, #0]
  3415. UartDataisReved = val;
  3416. 80016d8: bf08 it eq
  3417. 80016da: 701a strbeq r2, [r3, #0]
  3418. HAL_UART_Receive_IT(&huart1,&rx1_data[0],1);
  3419. 80016dc: 2201 movs r2, #1
  3420. 80016de: 4921 ldr r1, [pc, #132] ; (8001764 <HAL_UART_RxCpltCallback+0xc0>)
  3421. 80016e0: 4823 ldr r0, [pc, #140] ; (8001770 <HAL_UART_RxCpltCallback+0xcc>)
  3422. 80016e2: f7ff fdb9 bl 8001258 <HAL_UART_Receive_IT>
  3423. if(huart->Instance == USART2) // Lora?? ???? ??
  3424. 80016e6: 6822 ldr r2, [r4, #0]
  3425. 80016e8: 4b22 ldr r3, [pc, #136] ; (8001774 <HAL_UART_RxCpltCallback+0xd0>)
  3426. 80016ea: 429a cmp r2, r3
  3427. 80016ec: d119 bne.n 8001722 <HAL_UART_RxCpltCallback+0x7e>
  3428. buf[count_in2] = rx2_data[0];//(uint8_t)USART2->DR;
  3429. 80016ee: 4822 ldr r0, [pc, #136] ; (8001778 <HAL_UART_RxCpltCallback+0xd4>)
  3430. 80016f0: 4a22 ldr r2, [pc, #136] ; (800177c <HAL_UART_RxCpltCallback+0xd8>)
  3431. 80016f2: 7803 ldrb r3, [r0, #0]
  3432. 80016f4: 7811 ldrb r1, [r2, #0]
  3433. 80016f6: 4a1c ldr r2, [pc, #112] ; (8001768 <HAL_UART_RxCpltCallback+0xc4>)
  3434. if(buf[count_in2++] == 0xEB){
  3435. 80016f8: 29eb cmp r1, #235 ; 0xeb
  3436. buf[count_in2] = rx2_data[0];//(uint8_t)USART2->DR;
  3437. 80016fa: 54d1 strb r1, [r2, r3]
  3438. if(buf[count_in2++] == 0xEB){
  3439. 80016fc: f103 0301 add.w r3, r3, #1
  3440. 8001700: b2db uxtb r3, r3
  3441. 8001702: 7003 strb r3, [r0, #0]
  3442. 8001704: d108 bne.n 8001718 <HAL_UART_RxCpltCallback+0x74>
  3443. if(buf[blucell_length] == (count_in2 - 3))
  3444. 8001706: 7892 ldrb r2, [r2, #2]
  3445. 8001708: 3b03 subs r3, #3
  3446. 800170a: 429a cmp r2, r3
  3447. UartDataisReved = val;
  3448. 800170c: bf0b itete eq
  3449. 800170e: 2202 moveq r2, #2
  3450. count_in1 = 0;
  3451. 8001710: 2200 movne r2, #0
  3452. UartDataisReved = val;
  3453. 8001712: 4b16 ldreq r3, [pc, #88] ; (800176c <HAL_UART_RxCpltCallback+0xc8>)
  3454. count_in1 = 0;
  3455. 8001714: 4b12 ldrne r3, [pc, #72] ; (8001760 <HAL_UART_RxCpltCallback+0xbc>)
  3456. 8001716: 701a strb r2, [r3, #0]
  3457. HAL_UART_Receive_IT(&huart2,&rx2_data[0],1);
  3458. 8001718: 2201 movs r2, #1
  3459. 800171a: 4918 ldr r1, [pc, #96] ; (800177c <HAL_UART_RxCpltCallback+0xd8>)
  3460. 800171c: 4818 ldr r0, [pc, #96] ; (8001780 <HAL_UART_RxCpltCallback+0xdc>)
  3461. 800171e: f7ff fd9b bl 8001258 <HAL_UART_Receive_IT>
  3462. if(huart->Instance == USART3) //GUI ?? ???? Port
  3463. 8001722: 6822 ldr r2, [r4, #0]
  3464. 8001724: 4b17 ldr r3, [pc, #92] ; (8001784 <HAL_UART_RxCpltCallback+0xe0>)
  3465. 8001726: 429a cmp r2, r3
  3466. 8001728: d116 bne.n 8001758 <HAL_UART_RxCpltCallback+0xb4>
  3467. buf[count_in3] = rx3_data[0];//(uint8_t)USART2->DR;
  3468. 800172a: 4a17 ldr r2, [pc, #92] ; (8001788 <HAL_UART_RxCpltCallback+0xe4>)
  3469. 800172c: 4917 ldr r1, [pc, #92] ; (800178c <HAL_UART_RxCpltCallback+0xe8>)
  3470. 800172e: 7812 ldrb r2, [r2, #0]
  3471. 8001730: 780b ldrb r3, [r1, #0]
  3472. 8001732: 480d ldr r0, [pc, #52] ; (8001768 <HAL_UART_RxCpltCallback+0xc4>)
  3473. if(buf[count_in3++] == 0xEB)UartDataRecvSet(3);
  3474. 8001734: 2aeb cmp r2, #235 ; 0xeb
  3475. buf[count_in3] = rx3_data[0];//(uint8_t)USART2->DR;
  3476. 8001736: 54c2 strb r2, [r0, r3]
  3477. UartDataisReved = val;
  3478. 8001738: bf08 it eq
  3479. 800173a: 2203 moveq r2, #3
  3480. if(buf[count_in3++] == 0xEB)UartDataRecvSet(3);
  3481. 800173c: f103 0301 add.w r3, r3, #1
  3482. 8001740: 700b strb r3, [r1, #0]
  3483. UartDataisReved = val;
  3484. 8001742: bf08 it eq
  3485. 8001744: 4b09 ldreq r3, [pc, #36] ; (800176c <HAL_UART_RxCpltCallback+0xc8>)
  3486. HAL_UART_Receive_IT(&huart3,&rx3_data[0],1);
  3487. 8001746: 4910 ldr r1, [pc, #64] ; (8001788 <HAL_UART_RxCpltCallback+0xe4>)
  3488. UartDataisReved = val;
  3489. 8001748: bf08 it eq
  3490. 800174a: 701a strbeq r2, [r3, #0]
  3491. HAL_UART_Receive_IT(&huart3,&rx3_data[0],1);
  3492. 800174c: 4810 ldr r0, [pc, #64] ; (8001790 <HAL_UART_RxCpltCallback+0xec>)
  3493. 800174e: 2201 movs r2, #1
  3494. }
  3495. 8001750: e8bd 4010 ldmia.w sp!, {r4, lr}
  3496. HAL_UART_Receive_IT(&huart3,&rx3_data[0],1);
  3497. 8001754: f7ff bd80 b.w 8001258 <HAL_UART_Receive_IT>
  3498. 8001758: bd10 pop {r4, pc}
  3499. 800175a: bf00 nop
  3500. 800175c: 40013800 .word 0x40013800
  3501. 8001760: 20000176 .word 0x20000176
  3502. 8001764: 2000029c .word 0x2000029c
  3503. 8001768: 20000112 .word 0x20000112
  3504. 800176c: 200001b0 .word 0x200001b0
  3505. 8001770: 200001f8 .word 0x200001f8
  3506. 8001774: 40004400 .word 0x40004400
  3507. 8001778: 20000177 .word 0x20000177
  3508. 800177c: 200001f5 .word 0x200001f5
  3509. 8001780: 200002e0 .word 0x200002e0
  3510. 8001784: 40004800 .word 0x40004800
  3511. 8001788: 200001f4 .word 0x200001f4
  3512. 800178c: 20000178 .word 0x20000178
  3513. 8001790: 200001b4 .word 0x200001b4
  3514. 08001794 <HAL_TIM_PeriodElapsedCallback>:
  3515. if(htim->Instance == TIM6){
  3516. 8001794: 6802 ldr r2, [r0, #0]
  3517. 8001796: 4b04 ldr r3, [pc, #16] ; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x14>)
  3518. 8001798: 429a cmp r2, r3
  3519. LedTimerCnt++;
  3520. 800179a: bf01 itttt eq
  3521. 800179c: 4a03 ldreq r2, [pc, #12] ; (80017ac <HAL_TIM_PeriodElapsedCallback+0x18>)
  3522. 800179e: 6813 ldreq r3, [r2, #0]
  3523. 80017a0: 3301 addeq r3, #1
  3524. 80017a2: 6013 streq r3, [r2, #0]
  3525. 80017a4: 4770 bx lr
  3526. 80017a6: bf00 nop
  3527. 80017a8: 40001000 .word 0x40001000
  3528. 80017ac: 2000010c .word 0x2000010c
  3529. 080017b0 <RGB_SensorIDAutoSet>:
  3530. }
  3531. uint8_t UartDataRecvGet(void){
  3532. return UartDataisReved;
  3533. }
  3534. void RGB_SensorIDAutoSet(uint8_t set){
  3535. RGB_SensorIDAutoset = set;
  3536. 80017b0: 4b01 ldr r3, [pc, #4] ; (80017b8 <RGB_SensorIDAutoSet+0x8>)
  3537. 80017b2: 7018 strb r0, [r3, #0]
  3538. 80017b4: 4770 bx lr
  3539. 80017b6: bf00 nop
  3540. 80017b8: 20000111 .word 0x20000111
  3541. 080017bc <Uart3_Data_Send>:
  3542. uint8_t RGB_SensorIDAutoGet(void){
  3543. return RGB_SensorIDAutoset;
  3544. }
  3545. void Uart3_Data_Send(uint8_t* data,uint8_t size){
  3546. HAL_UART_Transmit(&huart3, data,size, 10);
  3547. 80017bc: 460a mov r2, r1
  3548. 80017be: 230a movs r3, #10
  3549. 80017c0: 4601 mov r1, r0
  3550. 80017c2: 4801 ldr r0, [pc, #4] ; (80017c8 <Uart3_Data_Send+0xc>)
  3551. 80017c4: f7ff bcec b.w 80011a0 <HAL_UART_Transmit>
  3552. 80017c8: 200001b4 .word 0x200001b4
  3553. 080017cc <Uart1_Data_Send>:
  3554. }
  3555. void Uart2_Data_Send(uint8_t* data,uint8_t size){
  3556. HAL_UART_Transmit(&huart2, data,size, 10);
  3557. }
  3558. void Uart1_Data_Send(uint8_t* data,uint8_t size){
  3559. HAL_UART_Transmit(&huart1, data,size, 10);
  3560. 80017cc: 460a mov r2, r1
  3561. 80017ce: 230a movs r3, #10
  3562. 80017d0: 4601 mov r1, r0
  3563. 80017d2: 4801 ldr r0, [pc, #4] ; (80017d8 <Uart1_Data_Send+0xc>)
  3564. 80017d4: f7ff bce4 b.w 80011a0 <HAL_UART_Transmit>
  3565. 80017d8: 200001f8 .word 0x200001f8
  3566. 080017dc <_write>:
  3567. }
  3568. int _write (int file, uint8_t *ptr, uint16_t len)
  3569. {
  3570. 80017dc: b510 push {r4, lr}
  3571. 80017de: 4614 mov r4, r2
  3572. HAL_UART_Transmit (&huart3, ptr, len, 10);
  3573. 80017e0: 230a movs r3, #10
  3574. 80017e2: 4802 ldr r0, [pc, #8] ; (80017ec <_write+0x10>)
  3575. 80017e4: f7ff fcdc bl 80011a0 <HAL_UART_Transmit>
  3576. return len;
  3577. }
  3578. 80017e8: 4620 mov r0, r4
  3579. 80017ea: bd10 pop {r4, pc}
  3580. 80017ec: 200001b4 .word 0x200001b4
  3581. 080017f0 <Uart_dataCheck>:
  3582. void Uart_dataCheck(uint8_t* cnt){
  3583. 80017f0: b5f8 push {r3, r4, r5, r6, r7, lr}
  3584. printf("%02x ",buf[i]);
  3585. }
  3586. printf("\r\n");
  3587. #endif
  3588. crccheck = STH30_CheckCrc(&buf[blucell_type],buf[blucell_length],buf[buf[blucell_length] + 1]);
  3589. 80017f2: 4c17 ldr r4, [pc, #92] ; (8001850 <Uart_dataCheck+0x60>)
  3590. void Uart_dataCheck(uint8_t* cnt){
  3591. 80017f4: 4606 mov r6, r0
  3592. crccheck = STH30_CheckCrc(&buf[blucell_type],buf[blucell_length],buf[buf[blucell_length] + 1]);
  3593. 80017f6: 78a1 ldrb r1, [r4, #2]
  3594. 80017f8: 1c60 adds r0, r4, #1
  3595. 80017fa: 1863 adds r3, r4, r1
  3596. 80017fc: 785a ldrb r2, [r3, #1]
  3597. 80017fe: f000 fbcc bl 8001f9a <STH30_CheckCrc>
  3598. 8001802: 4625 mov r5, r4
  3599. if(crccheck == CHECKSUM_ERROR){
  3600. 8001804: b9d0 cbnz r0, 800183c <Uart_dataCheck+0x4c>
  3601. for(uint8_t i = 0; i < (*cnt); i++){
  3602. printf("%02x ",buf[i]);
  3603. 8001806: 4f13 ldr r7, [pc, #76] ; (8001854 <Uart_dataCheck+0x64>)
  3604. for(uint8_t i = 0; i < (*cnt); i++){
  3605. 8001808: 7833 ldrb r3, [r6, #0]
  3606. 800180a: 1c44 adds r4, r0, #1
  3607. 800180c: b2c0 uxtb r0, r0
  3608. 800180e: 4283 cmp r3, r0
  3609. 8001810: d80e bhi.n 8001830 <Uart_dataCheck+0x40>
  3610. }
  3611. printf("Original CRC : %02x RecvCRC : %02x \r\n",crccheck,buf[buf[blucell_length] + 1]);
  3612. 8001812: 78ab ldrb r3, [r5, #2]
  3613. 8001814: 2100 movs r1, #0
  3614. 8001816: 441d add r5, r3
  3615. 8001818: 786a ldrb r2, [r5, #1]
  3616. 800181a: 480f ldr r0, [pc, #60] ; (8001858 <Uart_dataCheck+0x68>)
  3617. 800181c: f000 fd46 bl 80022ac <iprintf>
  3618. else{
  3619. printf("What Happen?\r\n");
  3620. /*NOP*/
  3621. }
  3622. *cnt = 0;
  3623. 8001820: 2100 movs r1, #0
  3624. memset(buf,0x00,buf_size);
  3625. 8001822: 2264 movs r2, #100 ; 0x64
  3626. *cnt = 0;
  3627. 8001824: 7031 strb r1, [r6, #0]
  3628. memset(buf,0x00,buf_size);
  3629. 8001826: 480a ldr r0, [pc, #40] ; (8001850 <Uart_dataCheck+0x60>)
  3630. }
  3631. 8001828: e8bd 40f8 ldmia.w sp!, {r3, r4, r5, r6, r7, lr}
  3632. memset(buf,0x00,buf_size);
  3633. 800182c: f000 bd35 b.w 800229a <memset>
  3634. printf("%02x ",buf[i]);
  3635. 8001830: 5c29 ldrb r1, [r5, r0]
  3636. 8001832: 4638 mov r0, r7
  3637. 8001834: f000 fd3a bl 80022ac <iprintf>
  3638. 8001838: 4620 mov r0, r4
  3639. 800183a: e7e5 b.n 8001808 <Uart_dataCheck+0x18>
  3640. else if(crccheck == NO_ERROR){
  3641. 800183c: 2801 cmp r0, #1
  3642. 800183e: d103 bne.n 8001848 <Uart_dataCheck+0x58>
  3643. RGB_Controller_Func(&buf[blucell_stx]);
  3644. 8001840: 4620 mov r0, r4
  3645. 8001842: f7ff fea1 bl 8001588 <RGB_Controller_Func>
  3646. 8001846: e7eb b.n 8001820 <Uart_dataCheck+0x30>
  3647. printf("What Happen?\r\n");
  3648. 8001848: 4804 ldr r0, [pc, #16] ; (800185c <Uart_dataCheck+0x6c>)
  3649. 800184a: f000 fdb7 bl 80023bc <puts>
  3650. 800184e: e7e7 b.n 8001820 <Uart_dataCheck+0x30>
  3651. 8001850: 20000112 .word 0x20000112
  3652. 8001854: 0800343c .word 0x0800343c
  3653. 8001858: 08003442 .word 0x08003442
  3654. 800185c: 08003468 .word 0x08003468
  3655. 08001860 <RGB_Sensor_PowerOnOff>:
  3656. void RGB_Sensor_PowerOnOff(uint8_t id){
  3657. 8001860: b508 push {r3, lr}
  3658. switch(id){
  3659. 8001862: 2808 cmp r0, #8
  3660. 8001864: f200 8122 bhi.w 8001aac <RGB_Sensor_PowerOnOff+0x24c>
  3661. 8001868: e8df f010 tbh [pc, r0, lsl #1]
  3662. 800186c: 00390009 .word 0x00390009
  3663. 8001870: 006d0063 .word 0x006d0063
  3664. 8001874: 0093007d .word 0x0093007d
  3665. 8001878: 00cd00ad .word 0x00cd00ad
  3666. 800187c: 00f3 .short 0x00f3
  3667. case 0:
  3668. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
  3669. 800187e: 2201 movs r2, #1
  3670. 8001880: f44f 5100 mov.w r1, #8192 ; 0x2000
  3671. 8001884: 488a ldr r0, [pc, #552] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3672. 8001886: f7fe ffa9 bl 80007dc <HAL_GPIO_WritePin>
  3673. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
  3674. 800188a: 2201 movs r2, #1
  3675. 800188c: f44f 4180 mov.w r1, #16384 ; 0x4000
  3676. 8001890: 4887 ldr r0, [pc, #540] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3677. 8001892: f7fe ffa3 bl 80007dc <HAL_GPIO_WritePin>
  3678. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_SET);
  3679. 8001896: 2201 movs r2, #1
  3680. 8001898: f44f 4100 mov.w r1, #32768 ; 0x8000
  3681. 800189c: 4884 ldr r0, [pc, #528] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3682. 800189e: f7fe ff9d bl 80007dc <HAL_GPIO_WritePin>
  3683. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_SET);
  3684. 80018a2: 2201 movs r2, #1
  3685. 80018a4: 2140 movs r1, #64 ; 0x40
  3686. 80018a6: 4883 ldr r0, [pc, #524] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3687. 80018a8: f7fe ff98 bl 80007dc <HAL_GPIO_WritePin>
  3688. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
  3689. 80018ac: 2201 movs r2, #1
  3690. 80018ae: 2180 movs r1, #128 ; 0x80
  3691. 80018b0: 4880 ldr r0, [pc, #512] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3692. 80018b2: f7fe ff93 bl 80007dc <HAL_GPIO_WritePin>
  3693. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,GPIO_PIN_SET);
  3694. 80018b6: 2201 movs r2, #1
  3695. 80018b8: f44f 7180 mov.w r1, #256 ; 0x100
  3696. 80018bc: 487d ldr r0, [pc, #500] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3697. 80018be: f7fe ff8d bl 80007dc <HAL_GPIO_WritePin>
  3698. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,GPIO_PIN_SET);
  3699. 80018c2: 2201 movs r2, #1
  3700. 80018c4: f44f 7100 mov.w r1, #512 ; 0x200
  3701. 80018c8: 487a ldr r0, [pc, #488] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3702. 80018ca: f7fe ff87 bl 80007dc <HAL_GPIO_WritePin>
  3703. HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);
  3704. 80018ce: 2201 movs r2, #1
  3705. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
  3706. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_RESET);
  3707. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
  3708. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,GPIO_PIN_RESET);
  3709. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,GPIO_PIN_RESET);
  3710. HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);
  3711. 80018d0: f44f 7180 mov.w r1, #256 ; 0x100
  3712. 80018d4: 4878 ldr r0, [pc, #480] ; (8001ab8 <RGB_Sensor_PowerOnOff+0x258>)
  3713. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
  3714. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,GPIO_PIN_RESET);
  3715. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,GPIO_PIN_RESET);
  3716. break;
  3717. }
  3718. }
  3719. 80018d6: e8bd 4008 ldmia.w sp!, {r3, lr}
  3720. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,GPIO_PIN_RESET);
  3721. 80018da: f7fe bf7f b.w 80007dc <HAL_GPIO_WritePin>
  3722. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
  3723. 80018de: 2201 movs r2, #1
  3724. 80018e0: f44f 5100 mov.w r1, #8192 ; 0x2000
  3725. 80018e4: 4872 ldr r0, [pc, #456] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3726. 80018e6: f7fe ff79 bl 80007dc <HAL_GPIO_WritePin>
  3727. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
  3728. 80018ea: 2200 movs r2, #0
  3729. 80018ec: f44f 4180 mov.w r1, #16384 ; 0x4000
  3730. 80018f0: 486f ldr r0, [pc, #444] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3731. 80018f2: f7fe ff73 bl 80007dc <HAL_GPIO_WritePin>
  3732. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
  3733. 80018f6: 2200 movs r2, #0
  3734. 80018f8: f44f 4100 mov.w r1, #32768 ; 0x8000
  3735. 80018fc: 486c ldr r0, [pc, #432] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3736. 80018fe: f7fe ff6d bl 80007dc <HAL_GPIO_WritePin>
  3737. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_RESET);
  3738. 8001902: 2200 movs r2, #0
  3739. 8001904: 2140 movs r1, #64 ; 0x40
  3740. 8001906: 486b ldr r0, [pc, #428] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3741. 8001908: f7fe ff68 bl 80007dc <HAL_GPIO_WritePin>
  3742. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
  3743. 800190c: 2200 movs r2, #0
  3744. 800190e: 2180 movs r1, #128 ; 0x80
  3745. 8001910: 4868 ldr r0, [pc, #416] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3746. 8001912: f7fe ff63 bl 80007dc <HAL_GPIO_WritePin>
  3747. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,GPIO_PIN_RESET);
  3748. 8001916: 2200 movs r2, #0
  3749. 8001918: f44f 7180 mov.w r1, #256 ; 0x100
  3750. 800191c: 4865 ldr r0, [pc, #404] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3751. 800191e: f7fe ff5d bl 80007dc <HAL_GPIO_WritePin>
  3752. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,GPIO_PIN_RESET);
  3753. 8001922: 2200 movs r2, #0
  3754. 8001924: f44f 7100 mov.w r1, #512 ; 0x200
  3755. 8001928: 4862 ldr r0, [pc, #392] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3756. 800192a: f7fe ff57 bl 80007dc <HAL_GPIO_WritePin>
  3757. HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);
  3758. 800192e: 2200 movs r2, #0
  3759. 8001930: e7ce b.n 80018d0 <RGB_Sensor_PowerOnOff+0x70>
  3760. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
  3761. 8001932: 2201 movs r2, #1
  3762. 8001934: f44f 4180 mov.w r1, #16384 ; 0x4000
  3763. 8001938: 485d ldr r0, [pc, #372] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3764. 800193a: f7fe ff4f bl 80007dc <HAL_GPIO_WritePin>
  3765. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
  3766. 800193e: 2200 movs r2, #0
  3767. 8001940: f44f 5100 mov.w r1, #8192 ; 0x2000
  3768. 8001944: e7d4 b.n 80018f0 <RGB_Sensor_PowerOnOff+0x90>
  3769. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_SET);
  3770. 8001946: 2201 movs r2, #1
  3771. 8001948: f44f 4100 mov.w r1, #32768 ; 0x8000
  3772. 800194c: 4858 ldr r0, [pc, #352] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3773. 800194e: f7fe ff45 bl 80007dc <HAL_GPIO_WritePin>
  3774. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
  3775. 8001952: 2200 movs r2, #0
  3776. 8001954: f44f 4180 mov.w r1, #16384 ; 0x4000
  3777. 8001958: 4855 ldr r0, [pc, #340] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3778. 800195a: f7fe ff3f bl 80007dc <HAL_GPIO_WritePin>
  3779. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
  3780. 800195e: 2200 movs r2, #0
  3781. 8001960: f44f 5100 mov.w r1, #8192 ; 0x2000
  3782. 8001964: e7ca b.n 80018fc <RGB_Sensor_PowerOnOff+0x9c>
  3783. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_SET);
  3784. 8001966: 2201 movs r2, #1
  3785. 8001968: 2140 movs r1, #64 ; 0x40
  3786. 800196a: 4852 ldr r0, [pc, #328] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3787. 800196c: f7fe ff36 bl 80007dc <HAL_GPIO_WritePin>
  3788. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
  3789. 8001970: 2200 movs r2, #0
  3790. 8001972: f44f 4180 mov.w r1, #16384 ; 0x4000
  3791. 8001976: 484e ldr r0, [pc, #312] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3792. 8001978: f7fe ff30 bl 80007dc <HAL_GPIO_WritePin>
  3793. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
  3794. 800197c: 2200 movs r2, #0
  3795. 800197e: f44f 5100 mov.w r1, #8192 ; 0x2000
  3796. 8001982: 484b ldr r0, [pc, #300] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3797. 8001984: f7fe ff2a bl 80007dc <HAL_GPIO_WritePin>
  3798. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
  3799. 8001988: 2200 movs r2, #0
  3800. 800198a: f44f 4100 mov.w r1, #32768 ; 0x8000
  3801. 800198e: 4848 ldr r0, [pc, #288] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3802. 8001990: e7ba b.n 8001908 <RGB_Sensor_PowerOnOff+0xa8>
  3803. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
  3804. 8001992: 2201 movs r2, #1
  3805. 8001994: 2180 movs r1, #128 ; 0x80
  3806. 8001996: 4847 ldr r0, [pc, #284] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3807. 8001998: f7fe ff20 bl 80007dc <HAL_GPIO_WritePin>
  3808. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
  3809. 800199c: 2200 movs r2, #0
  3810. 800199e: f44f 4180 mov.w r1, #16384 ; 0x4000
  3811. 80019a2: 4843 ldr r0, [pc, #268] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3812. 80019a4: f7fe ff1a bl 80007dc <HAL_GPIO_WritePin>
  3813. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
  3814. 80019a8: 2200 movs r2, #0
  3815. 80019aa: f44f 5100 mov.w r1, #8192 ; 0x2000
  3816. 80019ae: 4840 ldr r0, [pc, #256] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3817. 80019b0: f7fe ff14 bl 80007dc <HAL_GPIO_WritePin>
  3818. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
  3819. 80019b4: 2200 movs r2, #0
  3820. 80019b6: f44f 4100 mov.w r1, #32768 ; 0x8000
  3821. 80019ba: 483d ldr r0, [pc, #244] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3822. 80019bc: f7fe ff0e bl 80007dc <HAL_GPIO_WritePin>
  3823. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_RESET);
  3824. 80019c0: 2200 movs r2, #0
  3825. 80019c2: 2140 movs r1, #64 ; 0x40
  3826. 80019c4: e7a4 b.n 8001910 <RGB_Sensor_PowerOnOff+0xb0>
  3827. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,GPIO_PIN_SET);
  3828. 80019c6: 2201 movs r2, #1
  3829. 80019c8: f44f 7180 mov.w r1, #256 ; 0x100
  3830. 80019cc: 4839 ldr r0, [pc, #228] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3831. 80019ce: f7fe ff05 bl 80007dc <HAL_GPIO_WritePin>
  3832. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
  3833. 80019d2: 2200 movs r2, #0
  3834. 80019d4: f44f 4180 mov.w r1, #16384 ; 0x4000
  3835. 80019d8: 4835 ldr r0, [pc, #212] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3836. 80019da: f7fe feff bl 80007dc <HAL_GPIO_WritePin>
  3837. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
  3838. 80019de: 2200 movs r2, #0
  3839. 80019e0: f44f 5100 mov.w r1, #8192 ; 0x2000
  3840. 80019e4: 4832 ldr r0, [pc, #200] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3841. 80019e6: f7fe fef9 bl 80007dc <HAL_GPIO_WritePin>
  3842. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
  3843. 80019ea: 2200 movs r2, #0
  3844. 80019ec: f44f 4100 mov.w r1, #32768 ; 0x8000
  3845. 80019f0: 482f ldr r0, [pc, #188] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3846. 80019f2: f7fe fef3 bl 80007dc <HAL_GPIO_WritePin>
  3847. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_RESET);
  3848. 80019f6: 2200 movs r2, #0
  3849. 80019f8: 2140 movs r1, #64 ; 0x40
  3850. 80019fa: 482e ldr r0, [pc, #184] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3851. 80019fc: f7fe feee bl 80007dc <HAL_GPIO_WritePin>
  3852. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
  3853. 8001a00: 2200 movs r2, #0
  3854. 8001a02: 2180 movs r1, #128 ; 0x80
  3855. 8001a04: e78a b.n 800191c <RGB_Sensor_PowerOnOff+0xbc>
  3856. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,GPIO_PIN_SET);
  3857. 8001a06: 2201 movs r2, #1
  3858. 8001a08: f44f 7100 mov.w r1, #512 ; 0x200
  3859. 8001a0c: 4829 ldr r0, [pc, #164] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3860. 8001a0e: f7fe fee5 bl 80007dc <HAL_GPIO_WritePin>
  3861. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
  3862. 8001a12: 2200 movs r2, #0
  3863. 8001a14: f44f 4180 mov.w r1, #16384 ; 0x4000
  3864. 8001a18: 4825 ldr r0, [pc, #148] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3865. 8001a1a: f7fe fedf bl 80007dc <HAL_GPIO_WritePin>
  3866. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
  3867. 8001a1e: 2200 movs r2, #0
  3868. 8001a20: f44f 5100 mov.w r1, #8192 ; 0x2000
  3869. 8001a24: 4822 ldr r0, [pc, #136] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3870. 8001a26: f7fe fed9 bl 80007dc <HAL_GPIO_WritePin>
  3871. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
  3872. 8001a2a: 2200 movs r2, #0
  3873. 8001a2c: f44f 4100 mov.w r1, #32768 ; 0x8000
  3874. 8001a30: 481f ldr r0, [pc, #124] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3875. 8001a32: f7fe fed3 bl 80007dc <HAL_GPIO_WritePin>
  3876. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_RESET);
  3877. 8001a36: 2200 movs r2, #0
  3878. 8001a38: 2140 movs r1, #64 ; 0x40
  3879. 8001a3a: 481e ldr r0, [pc, #120] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3880. 8001a3c: f7fe fece bl 80007dc <HAL_GPIO_WritePin>
  3881. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
  3882. 8001a40: 2200 movs r2, #0
  3883. 8001a42: 2180 movs r1, #128 ; 0x80
  3884. 8001a44: 481b ldr r0, [pc, #108] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3885. 8001a46: f7fe fec9 bl 80007dc <HAL_GPIO_WritePin>
  3886. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,GPIO_PIN_RESET);
  3887. 8001a4a: 2200 movs r2, #0
  3888. 8001a4c: f44f 7180 mov.w r1, #256 ; 0x100
  3889. 8001a50: e76a b.n 8001928 <RGB_Sensor_PowerOnOff+0xc8>
  3890. HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);
  3891. 8001a52: 2201 movs r2, #1
  3892. 8001a54: f44f 7180 mov.w r1, #256 ; 0x100
  3893. 8001a58: 4817 ldr r0, [pc, #92] ; (8001ab8 <RGB_Sensor_PowerOnOff+0x258>)
  3894. 8001a5a: f7fe febf bl 80007dc <HAL_GPIO_WritePin>
  3895. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
  3896. 8001a5e: 2200 movs r2, #0
  3897. 8001a60: f44f 4180 mov.w r1, #16384 ; 0x4000
  3898. 8001a64: 4812 ldr r0, [pc, #72] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3899. 8001a66: f7fe feb9 bl 80007dc <HAL_GPIO_WritePin>
  3900. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
  3901. 8001a6a: 2200 movs r2, #0
  3902. 8001a6c: f44f 5100 mov.w r1, #8192 ; 0x2000
  3903. 8001a70: 480f ldr r0, [pc, #60] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3904. 8001a72: f7fe feb3 bl 80007dc <HAL_GPIO_WritePin>
  3905. HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
  3906. 8001a76: 2200 movs r2, #0
  3907. 8001a78: f44f 4100 mov.w r1, #32768 ; 0x8000
  3908. 8001a7c: 480c ldr r0, [pc, #48] ; (8001ab0 <RGB_Sensor_PowerOnOff+0x250>)
  3909. 8001a7e: f7fe fead bl 80007dc <HAL_GPIO_WritePin>
  3910. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_RESET);
  3911. 8001a82: 2200 movs r2, #0
  3912. 8001a84: 2140 movs r1, #64 ; 0x40
  3913. 8001a86: 480b ldr r0, [pc, #44] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3914. 8001a88: f7fe fea8 bl 80007dc <HAL_GPIO_WritePin>
  3915. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
  3916. 8001a8c: 2200 movs r2, #0
  3917. 8001a8e: 2180 movs r1, #128 ; 0x80
  3918. 8001a90: 4808 ldr r0, [pc, #32] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3919. 8001a92: f7fe fea3 bl 80007dc <HAL_GPIO_WritePin>
  3920. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,GPIO_PIN_RESET);
  3921. 8001a96: 2200 movs r2, #0
  3922. 8001a98: f44f 7100 mov.w r1, #512 ; 0x200
  3923. 8001a9c: 4805 ldr r0, [pc, #20] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3924. 8001a9e: f7fe fe9d bl 80007dc <HAL_GPIO_WritePin>
  3925. HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,GPIO_PIN_RESET);
  3926. 8001aa2: 2200 movs r2, #0
  3927. 8001aa4: f44f 7180 mov.w r1, #256 ; 0x100
  3928. 8001aa8: 4802 ldr r0, [pc, #8] ; (8001ab4 <RGB_Sensor_PowerOnOff+0x254>)
  3929. 8001aaa: e714 b.n 80018d6 <RGB_Sensor_PowerOnOff+0x76>
  3930. 8001aac: bd08 pop {r3, pc}
  3931. 8001aae: bf00 nop
  3932. 8001ab0: 40010c00 .word 0x40010c00
  3933. 8001ab4: 40011000 .word 0x40011000
  3934. 8001ab8: 40010800 .word 0x40010800
  3935. 08001abc <test_read>:
  3936. #define DATA_16_2 ((uint32_t)0x5678)
  3937. #if 1 // PYJ.2019.03.20_BEGIN --
  3938. void test_read(void) // 쓰기함수
  3939. {
  3940. 8001abc: b5f8 push {r3, r4, r5, r6, r7, lr}
  3941. 8001abe: f06f 4578 mvn.w r5, #4160749568 ; 0xf8000000
  3942. uint32_t Address = 0x08000000;
  3943. uint8_t aa = 0;
  3944. 8001ac2: 2400 movs r4, #0
  3945. for(uint32_t i = Address; i <= Address + 0x35d8; i++ ){
  3946. printf("%02X ",*(uint8_t*)i);
  3947. 8001ac4: 4f08 ldr r7, [pc, #32] ; (8001ae8 <test_read+0x2c>)
  3948. for(uint32_t i = Address; i <= Address + 0x35d8; i++ ){
  3949. 8001ac6: 4e09 ldr r6, [pc, #36] ; (8001aec <test_read+0x30>)
  3950. aa++;
  3951. 8001ac8: 3401 adds r4, #1
  3952. printf("%02X ",*(uint8_t*)i);
  3953. 8001aca: f815 1f01 ldrb.w r1, [r5, #1]!
  3954. 8001ace: 4638 mov r0, r7
  3955. aa++;
  3956. 8001ad0: b2e4 uxtb r4, r4
  3957. printf("%02X ",*(uint8_t*)i);
  3958. 8001ad2: f000 fbeb bl 80022ac <iprintf>
  3959. if(aa > 15){
  3960. 8001ad6: 2c0f cmp r4, #15
  3961. 8001ad8: d903 bls.n 8001ae2 <test_read+0x26>
  3962. printf("\n");
  3963. 8001ada: 200a movs r0, #10
  3964. 8001adc: f000 fbfe bl 80022dc <putchar>
  3965. aa= 0;
  3966. 8001ae0: 2400 movs r4, #0
  3967. for(uint32_t i = Address; i <= Address + 0x35d8; i++ ){
  3968. 8001ae2: 42b5 cmp r5, r6
  3969. 8001ae4: d1f0 bne.n 8001ac8 <test_read+0xc>
  3970. }
  3971. }
  3972. }
  3973. 8001ae6: bdf8 pop {r3, r4, r5, r6, r7, pc}
  3974. 8001ae8: 080034f1 .word 0x080034f1
  3975. 8001aec: 080035d8 .word 0x080035d8
  3976. 08001af0 <Flash_RGB_Data_Write>:
  3977. #endif // PYJ.2019.03.20_END --
  3978. #define ADDR_FLASH_PAGE_TEST ((uint32_t)0x08030000) /* Base @ of Page 127, 1 Kbytes */
  3979. #define FLASH_USER_START_ADDR ADDR_FLASH_PAGE_TEST /* Start @ of user Flash area */
  3980. #define FLASH_USER_END_ADDR ADDR_FLASH_PAGE_TEST + ((uint32_t)0x0000FFFF) /* End @ of user Flash area */
  3981. void Flash_RGB_Data_Write(uint32_t Addr,uint8_t* data){
  3982. 8001af0: b570 push {r4, r5, r6, lr}
  3983. 8001af2: 4604 mov r4, r0
  3984. uint16_t temp_Red = 0,temp_Green = 0,temp_Blue = 0,temp_ret1 = 0,temp_ret2 = 0;
  3985. temp_Red = ((data[blucell_red_H] << 8) |data[blucell_red_L]); //R
  3986. temp_Green= ((data[blucell_green_H] << 8) |data[blucell_green_L]); //G
  3987. 8001af4: 798b ldrb r3, [r1, #6]
  3988. 8001af6: 79ce ldrb r6, [r1, #7]
  3989. temp_Blue = ((data[blucell_blue_H] << 8) |data[blucell_blue_L]); //B
  3990. 8001af8: 7a4d ldrb r5, [r1, #9]
  3991. temp_Green= ((data[blucell_green_H] << 8) |data[blucell_green_L]); //G
  3992. 8001afa: ea46 2603 orr.w r6, r6, r3, lsl #8
  3993. temp_Blue = ((data[blucell_blue_H] << 8) |data[blucell_blue_L]); //B
  3994. 8001afe: 7a0b ldrb r3, [r1, #8]
  3995. temp_Red = ((data[blucell_red_H] << 8) |data[blucell_red_L]); //R
  3996. 8001b00: 794a ldrb r2, [r1, #5]
  3997. temp_Blue = ((data[blucell_blue_H] << 8) |data[blucell_blue_L]); //B
  3998. 8001b02: ea45 2503 orr.w r5, r5, r3, lsl #8
  3999. temp_Red = ((data[blucell_red_H] << 8) |data[blucell_red_L]); //R
  4000. 8001b06: 790b ldrb r3, [r1, #4]
  4001. HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,Addr + 0 , (uint16_t)temp_Red);
  4002. 8001b08: 4601 mov r1, r0
  4003. temp_Red = ((data[blucell_red_H] << 8) |data[blucell_red_L]); //R
  4004. 8001b0a: ea42 2203 orr.w r2, r2, r3, lsl #8
  4005. HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,Addr + 0 , (uint16_t)temp_Red);
  4006. 8001b0e: 2001 movs r0, #1
  4007. 8001b10: 2300 movs r3, #0
  4008. 8001b12: f7fe fd31 bl 8000578 <HAL_FLASH_Program>
  4009. HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,Addr + 2 , (uint16_t)temp_Green);
  4010. 8001b16: 4632 mov r2, r6
  4011. 8001b18: 1ca1 adds r1, r4, #2
  4012. 8001b1a: 2300 movs r3, #0
  4013. 8001b1c: 2001 movs r0, #1
  4014. 8001b1e: f7fe fd2b bl 8000578 <HAL_FLASH_Program>
  4015. HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,Addr + 4 , (uint16_t)temp_Blue);
  4016. 8001b22: 462a mov r2, r5
  4017. 8001b24: 1d21 adds r1, r4, #4
  4018. 8001b26: 2300 movs r3, #0
  4019. }
  4020. 8001b28: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr}
  4021. HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,Addr + 4 , (uint16_t)temp_Blue);
  4022. 8001b2c: 2001 movs r0, #1
  4023. 8001b2e: f7fe bd23 b.w 8000578 <HAL_FLASH_Program>
  4024. ...
  4025. 08001b34 <Flash_write>:
  4026. void Flash_write(uint8_t* data) // 쓰기함수
  4027. {
  4028. 8001b34: b537 push {r0, r1, r2, r4, r5, lr}
  4029. 8001b36: 4605 mov r5, r0
  4030. // EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
  4031. // EraseInitStruct.PageAddress = FLASH_USER_START_ADDR;
  4032. // EraseInitStruct.NbPages = (FLASH_USER_END_ADDR - FLASH_USER_START_ADDR) / FLASH_PAGE_SIZE;
  4033. Address = START_ADDR;
  4034. __HAL_RCC_TIM7_CLK_DISABLE(); // 매인타이머를 정지합니다
  4035. 8001b38: 4c0f ldr r4, [pc, #60] ; (8001b78 <Flash_write+0x44>)
  4036. 8001b3a: 69e3 ldr r3, [r4, #28]
  4037. 8001b3c: f023 0320 bic.w r3, r3, #32
  4038. 8001b40: 61e3 str r3, [r4, #28]
  4039. HAL_FLASH_Unlock(); // lock 풀기
  4040. 8001b42: f7fe fcd3 bl 80004ec <HAL_FLASH_Unlock>
  4041. 8001b46: 7aab ldrb r3, [r5, #10]
  4042. case 8:
  4043. Address += 42;
  4044. break;
  4045. }
  4046. Flash_RGB_Data_Write(Address,&data[blucell_stx]);
  4047. 8001b48: 4629 mov r1, r5
  4048. 8001b4a: 3b02 subs r3, #2
  4049. 8001b4c: b2db uxtb r3, r3
  4050. 8001b4e: 2b06 cmp r3, #6
  4051. 8001b50: bf96 itet ls
  4052. 8001b52: 4a0a ldrls r2, [pc, #40] ; (8001b7c <Flash_write+0x48>)
  4053. switch(data[blucell_dstid]){
  4054. 8001b54: 480a ldrhi r0, [pc, #40] ; (8001b80 <Flash_write+0x4c>)
  4055. 8001b56: f852 0023 ldrls.w r0, [r2, r3, lsl #2]
  4056. Flash_RGB_Data_Write(Address,&data[blucell_stx]);
  4057. 8001b5a: f7ff ffc9 bl 8001af0 <Flash_RGB_Data_Write>
  4058. HAL_FLASH_Lock(); // lock 잠그기
  4059. 8001b5e: f7fe fcd7 bl 8000510 <HAL_FLASH_Lock>
  4060. __HAL_RCC_TIM7_CLK_ENABLE(); // 매인타이머를 재시작합니다
  4061. 8001b62: 69e3 ldr r3, [r4, #28]
  4062. 8001b64: f043 0320 orr.w r3, r3, #32
  4063. 8001b68: 61e3 str r3, [r4, #28]
  4064. 8001b6a: 69e3 ldr r3, [r4, #28]
  4065. 8001b6c: f003 0320 and.w r3, r3, #32
  4066. 8001b70: 9301 str r3, [sp, #4]
  4067. 8001b72: 9b01 ldr r3, [sp, #4]
  4068. }
  4069. 8001b74: b003 add sp, #12
  4070. 8001b76: bd30 pop {r4, r5, pc}
  4071. 8001b78: 40021000 .word 0x40021000
  4072. 8001b7c: 08003420 .word 0x08003420
  4073. 8001b80: 08030000 .word 0x08030000
  4074. 08001b84 <SystemClock_Config>:
  4075. /**
  4076. * @brief System Clock Configuration
  4077. * @retval None
  4078. */
  4079. void SystemClock_Config(void)
  4080. {
  4081. 8001b84: b510 push {r4, lr}
  4082. 8001b86: b090 sub sp, #64 ; 0x40
  4083. RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  4084. 8001b88: 2228 movs r2, #40 ; 0x28
  4085. 8001b8a: 2100 movs r1, #0
  4086. 8001b8c: a806 add r0, sp, #24
  4087. 8001b8e: f000 fb84 bl 800229a <memset>
  4088. RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  4089. 8001b92: 2100 movs r1, #0
  4090. 8001b94: 2214 movs r2, #20
  4091. 8001b96: a801 add r0, sp, #4
  4092. 8001b98: f000 fb7f bl 800229a <memset>
  4093. */
  4094. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  4095. RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  4096. RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  4097. RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  4098. RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  4099. 8001b9c: 2402 movs r4, #2
  4100. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  4101. 8001b9e: 2201 movs r2, #1
  4102. RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  4103. 8001ba0: f44f 3380 mov.w r3, #65536 ; 0x10000
  4104. RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  4105. RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
  4106. if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  4107. 8001ba4: a806 add r0, sp, #24
  4108. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  4109. 8001ba6: 9206 str r2, [sp, #24]
  4110. RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  4111. 8001ba8: 9307 str r3, [sp, #28]
  4112. RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  4113. 8001baa: 920a str r2, [sp, #40] ; 0x28
  4114. RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  4115. 8001bac: 930e str r3, [sp, #56] ; 0x38
  4116. RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  4117. 8001bae: 940d str r4, [sp, #52] ; 0x34
  4118. if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  4119. 8001bb0: f7fe fe1e bl 80007f0 <HAL_RCC_OscConfig>
  4120. {
  4121. Error_Handler();
  4122. }
  4123. /**Initializes the CPU, AHB and APB busses clocks
  4124. */
  4125. RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  4126. 8001bb4: 230f movs r3, #15
  4127. |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  4128. RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  4129. RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  4130. 8001bb6: 2100 movs r1, #0
  4131. RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  4132. 8001bb8: 9301 str r3, [sp, #4]
  4133. RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  4134. 8001bba: f44f 6380 mov.w r3, #1024 ; 0x400
  4135. RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  4136. if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  4137. 8001bbe: a801 add r0, sp, #4
  4138. RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  4139. 8001bc0: 9402 str r4, [sp, #8]
  4140. RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  4141. 8001bc2: 9103 str r1, [sp, #12]
  4142. RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  4143. 8001bc4: 9304 str r3, [sp, #16]
  4144. RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  4145. 8001bc6: 9105 str r1, [sp, #20]
  4146. if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  4147. 8001bc8: f7fe ffda bl 8000b80 <HAL_RCC_ClockConfig>
  4148. {
  4149. Error_Handler();
  4150. }
  4151. }
  4152. 8001bcc: b010 add sp, #64 ; 0x40
  4153. 8001bce: bd10 pop {r4, pc}
  4154. 08001bd0 <main>:
  4155. {
  4156. 8001bd0: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4157. uint8_t StatusRequest_data[RGB_SensorDataRequest_Length] = {0xbe,RGB_Status_Data_Request,RGB_SensorDataRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&StatusRequest_data[blucell_type],StatusRequest_data[blucell_length]),0xeb};
  4158. 8001bd4: 2404 movs r4, #4
  4159. 8001bd6: f04f 0801 mov.w r8, #1
  4160. 8001bda: 27be movs r7, #190 ; 0xbe
  4161. 8001bdc: 4eb9 ldr r6, [pc, #740] ; (8001ec4 <main+0x2f4>)
  4162. 8001bde: f8df a350 ldr.w sl, [pc, #848] ; 8001f30 <main+0x360>
  4163. 8001be2: 7833 ldrb r3, [r6, #0]
  4164. {
  4165. 8001be4: b08f sub sp, #60 ; 0x3c
  4166. uint8_t StatusRequest_data[RGB_SensorDataRequest_Length] = {0xbe,RGB_Status_Data_Request,RGB_SensorDataRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&StatusRequest_data[blucell_type],StatusRequest_data[blucell_length]),0xeb};
  4167. 8001be6: f88d 301b strb.w r3, [sp, #27]
  4168. 8001bea: f89a 3000 ldrb.w r3, [sl]
  4169. 8001bee: 4621 mov r1, r4
  4170. 8001bf0: f10d 0019 add.w r0, sp, #25
  4171. 8001bf4: f88d 7018 strb.w r7, [sp, #24]
  4172. 8001bf8: f88d 8019 strb.w r8, [sp, #25]
  4173. 8001bfc: f88d 401a strb.w r4, [sp, #26]
  4174. 8001c00: f88d 301c strb.w r3, [sp, #28]
  4175. 8001c04: f000 f9ae bl 8001f64 <STH30_CreateCrc>
  4176. uint8_t IDAutoSetRequest_data[RGB_SensorIDAutoSetRequest_Length] = {0xbe,RGB_SensorID_SET,RGB_SensorIDAutoSetRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&IDAutoSetRequest_data[blucell_type],IDAutoSetRequest_data[blucell_length]),0xeb};
  4177. 8001c08: 2303 movs r3, #3
  4178. uint8_t StatusRequest_data[RGB_SensorDataRequest_Length] = {0xbe,RGB_Status_Data_Request,RGB_SensorDataRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&StatusRequest_data[blucell_type],StatusRequest_data[blucell_length]),0xeb};
  4179. 8001c0a: 25eb movs r5, #235 ; 0xeb
  4180. uint8_t IDAutoSetRequest_data[RGB_SensorIDAutoSetRequest_Length] = {0xbe,RGB_SensorID_SET,RGB_SensorIDAutoSetRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&IDAutoSetRequest_data[blucell_type],IDAutoSetRequest_data[blucell_length]),0xeb};
  4181. 8001c0c: f88d 3021 strb.w r3, [sp, #33] ; 0x21
  4182. 8001c10: 7833 ldrb r3, [r6, #0]
  4183. 8001c12: 4621 mov r1, r4
  4184. 8001c14: f88d 3023 strb.w r3, [sp, #35] ; 0x23
  4185. 8001c18: f89a 3000 ldrb.w r3, [sl]
  4186. uint8_t StatusRequest_data[RGB_SensorDataRequest_Length] = {0xbe,RGB_Status_Data_Request,RGB_SensorDataRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&StatusRequest_data[blucell_type],StatusRequest_data[blucell_length]),0xeb};
  4187. 8001c1c: f88d 001d strb.w r0, [sp, #29]
  4188. uint8_t IDAutoSetRequest_data[RGB_SensorIDAutoSetRequest_Length] = {0xbe,RGB_SensorID_SET,RGB_SensorIDAutoSetRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&IDAutoSetRequest_data[blucell_type],IDAutoSetRequest_data[blucell_length]),0xeb};
  4189. 8001c20: f10d 0021 add.w r0, sp, #33 ; 0x21
  4190. 8001c24: f88d 3024 strb.w r3, [sp, #36] ; 0x24
  4191. uint8_t StatusRequest_data[RGB_SensorDataRequest_Length] = {0xbe,RGB_Status_Data_Request,RGB_SensorDataRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&StatusRequest_data[blucell_type],StatusRequest_data[blucell_length]),0xeb};
  4192. 8001c28: f88d 501e strb.w r5, [sp, #30]
  4193. uint8_t IDAutoSetRequest_data[RGB_SensorIDAutoSetRequest_Length] = {0xbe,RGB_SensorID_SET,RGB_SensorIDAutoSetRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&IDAutoSetRequest_data[blucell_type],IDAutoSetRequest_data[blucell_length]),0xeb};
  4194. 8001c2c: f88d 7020 strb.w r7, [sp, #32]
  4195. 8001c30: f88d 4022 strb.w r4, [sp, #34] ; 0x22
  4196. 8001c34: f000 f996 bl 8001f64 <STH30_CreateCrc>
  4197. 8001c38: f88d 5026 strb.w r5, [sp, #38] ; 0x26
  4198. 8001c3c: f88d 0025 strb.w r0, [sp, #37] ; 0x25
  4199. HAL_Init();
  4200. 8001c40: f7fe fb20 bl 8000284 <HAL_Init>
  4201. SystemClock_Config();
  4202. 8001c44: f7ff ff9e bl 8001b84 <SystemClock_Config>
  4203. * @param None
  4204. * @retval None
  4205. */
  4206. static void MX_GPIO_Init(void)
  4207. {
  4208. GPIO_InitTypeDef GPIO_InitStruct = {0};
  4209. 8001c48: 2210 movs r2, #16
  4210. 8001c4a: 2100 movs r1, #0
  4211. 8001c4c: a80a add r0, sp, #40 ; 0x28
  4212. 8001c4e: f000 fb24 bl 800229a <memset>
  4213. /* GPIO Ports Clock Enable */
  4214. __HAL_RCC_GPIOC_CLK_ENABLE();
  4215. 8001c52: 4b9d ldr r3, [pc, #628] ; (8001ec8 <main+0x2f8>)
  4216. __HAL_RCC_GPIOD_CLK_ENABLE();
  4217. __HAL_RCC_GPIOA_CLK_ENABLE();
  4218. __HAL_RCC_GPIOB_CLK_ENABLE();
  4219. /*Configure GPIO pin Output Level */
  4220. HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
  4221. 8001c54: f64b 71d8 movw r1, #49112 ; 0xbfd8
  4222. __HAL_RCC_GPIOC_CLK_ENABLE();
  4223. 8001c58: 699a ldr r2, [r3, #24]
  4224. HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
  4225. 8001c5a: 489c ldr r0, [pc, #624] ; (8001ecc <main+0x2fc>)
  4226. __HAL_RCC_GPIOC_CLK_ENABLE();
  4227. 8001c5c: f042 0210 orr.w r2, r2, #16
  4228. 8001c60: 619a str r2, [r3, #24]
  4229. 8001c62: 699a ldr r2, [r3, #24]
  4230. GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
  4231. |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
  4232. |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  4233. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  4234. GPIO_InitStruct.Pull = GPIO_NOPULL;
  4235. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  4236. 8001c64: 2502 movs r5, #2
  4237. __HAL_RCC_GPIOC_CLK_ENABLE();
  4238. 8001c66: f002 0210 and.w r2, r2, #16
  4239. 8001c6a: 9202 str r2, [sp, #8]
  4240. 8001c6c: 9a02 ldr r2, [sp, #8]
  4241. __HAL_RCC_GPIOD_CLK_ENABLE();
  4242. 8001c6e: 699a ldr r2, [r3, #24]
  4243. htim6.Instance = TIM6;
  4244. 8001c70: f8df 92c0 ldr.w r9, [pc, #704] ; 8001f34 <main+0x364>
  4245. __HAL_RCC_GPIOD_CLK_ENABLE();
  4246. 8001c74: f042 0220 orr.w r2, r2, #32
  4247. 8001c78: 619a str r2, [r3, #24]
  4248. 8001c7a: 699a ldr r2, [r3, #24]
  4249. huart1.Instance = USART1;
  4250. 8001c7c: 4f94 ldr r7, [pc, #592] ; (8001ed0 <main+0x300>)
  4251. __HAL_RCC_GPIOD_CLK_ENABLE();
  4252. 8001c7e: f002 0220 and.w r2, r2, #32
  4253. 8001c82: 9203 str r2, [sp, #12]
  4254. 8001c84: 9a03 ldr r2, [sp, #12]
  4255. __HAL_RCC_GPIOA_CLK_ENABLE();
  4256. 8001c86: 699a ldr r2, [r3, #24]
  4257. huart1.Init.Mode = UART_MODE_TX_RX;
  4258. 8001c88: f04f 0b0c mov.w fp, #12
  4259. __HAL_RCC_GPIOA_CLK_ENABLE();
  4260. 8001c8c: 4322 orrs r2, r4
  4261. 8001c8e: 619a str r2, [r3, #24]
  4262. 8001c90: 699a ldr r2, [r3, #24]
  4263. huart2.Instance = USART2;
  4264. 8001c92: 4e90 ldr r6, [pc, #576] ; (8001ed4 <main+0x304>)
  4265. __HAL_RCC_GPIOA_CLK_ENABLE();
  4266. 8001c94: 4022 ands r2, r4
  4267. 8001c96: 9204 str r2, [sp, #16]
  4268. 8001c98: 9a04 ldr r2, [sp, #16]
  4269. __HAL_RCC_GPIOB_CLK_ENABLE();
  4270. 8001c9a: 699a ldr r2, [r3, #24]
  4271. GPIO_InitStruct.Pull = GPIO_NOPULL;
  4272. 8001c9c: 2400 movs r4, #0
  4273. __HAL_RCC_GPIOB_CLK_ENABLE();
  4274. 8001c9e: f042 0208 orr.w r2, r2, #8
  4275. 8001ca2: 619a str r2, [r3, #24]
  4276. 8001ca4: 699b ldr r3, [r3, #24]
  4277. HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
  4278. 8001ca6: 2200 movs r2, #0
  4279. __HAL_RCC_GPIOB_CLK_ENABLE();
  4280. 8001ca8: f003 0308 and.w r3, r3, #8
  4281. 8001cac: 9305 str r3, [sp, #20]
  4282. 8001cae: 9b05 ldr r3, [sp, #20]
  4283. HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
  4284. 8001cb0: f7fe fd94 bl 80007dc <HAL_GPIO_WritePin>
  4285. HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
  4286. 8001cb4: 2200 movs r2, #0
  4287. 8001cb6: f242 11f0 movw r1, #8688 ; 0x21f0
  4288. 8001cba: 4887 ldr r0, [pc, #540] ; (8001ed8 <main+0x308>)
  4289. 8001cbc: f7fe fd8e bl 80007dc <HAL_GPIO_WritePin>
  4290. HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
  4291. 8001cc0: 2200 movs r2, #0
  4292. 8001cc2: f44f 4170 mov.w r1, #61440 ; 0xf000
  4293. 8001cc6: 4885 ldr r0, [pc, #532] ; (8001edc <main+0x30c>)
  4294. 8001cc8: f7fe fd88 bl 80007dc <HAL_GPIO_WritePin>
  4295. GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
  4296. 8001ccc: f64b 73d8 movw r3, #49112 ; 0xbfd8
  4297. HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  4298. 8001cd0: a90a add r1, sp, #40 ; 0x28
  4299. 8001cd2: 487e ldr r0, [pc, #504] ; (8001ecc <main+0x2fc>)
  4300. GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
  4301. 8001cd4: 930a str r3, [sp, #40] ; 0x28
  4302. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  4303. 8001cd6: f8cd 802c str.w r8, [sp, #44] ; 0x2c
  4304. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  4305. 8001cda: 950d str r5, [sp, #52] ; 0x34
  4306. GPIO_InitStruct.Pull = GPIO_NOPULL;
  4307. 8001cdc: 940c str r4, [sp, #48] ; 0x30
  4308. HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  4309. 8001cde: f7fe fc91 bl 8000604 <HAL_GPIO_Init>
  4310. /*Configure GPIO pins : PA4 PA5 PA6 PA7
  4311. PA8 PA13 */
  4312. GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
  4313. 8001ce2: f242 13f0 movw r3, #8688 ; 0x21f0
  4314. |GPIO_PIN_8|GPIO_PIN_13;
  4315. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  4316. GPIO_InitStruct.Pull = GPIO_NOPULL;
  4317. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  4318. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4319. 8001ce6: a90a add r1, sp, #40 ; 0x28
  4320. 8001ce8: 487b ldr r0, [pc, #492] ; (8001ed8 <main+0x308>)
  4321. GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
  4322. 8001cea: 930a str r3, [sp, #40] ; 0x28
  4323. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  4324. 8001cec: f8cd 802c str.w r8, [sp, #44] ; 0x2c
  4325. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  4326. 8001cf0: 950d str r5, [sp, #52] ; 0x34
  4327. GPIO_InitStruct.Pull = GPIO_NOPULL;
  4328. 8001cf2: 940c str r4, [sp, #48] ; 0x30
  4329. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4330. 8001cf4: f7fe fc86 bl 8000604 <HAL_GPIO_Init>
  4331. /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  4332. GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  4333. 8001cf8: f44f 4370 mov.w r3, #61440 ; 0xf000
  4334. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  4335. GPIO_InitStruct.Pull = GPIO_NOPULL;
  4336. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  4337. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  4338. 8001cfc: a90a add r1, sp, #40 ; 0x28
  4339. 8001cfe: 4877 ldr r0, [pc, #476] ; (8001edc <main+0x30c>)
  4340. GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  4341. 8001d00: 930a str r3, [sp, #40] ; 0x28
  4342. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  4343. 8001d02: f8cd 802c str.w r8, [sp, #44] ; 0x2c
  4344. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  4345. 8001d06: 950d str r5, [sp, #52] ; 0x34
  4346. GPIO_InitStruct.Pull = GPIO_NOPULL;
  4347. 8001d08: 940c str r4, [sp, #48] ; 0x30
  4348. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  4349. 8001d0a: f7fe fc7b bl 8000604 <HAL_GPIO_Init>
  4350. htim6.Init.Prescaler = 1600-1;
  4351. 8001d0e: f240 633f movw r3, #1599 ; 0x63f
  4352. 8001d12: 4a73 ldr r2, [pc, #460] ; (8001ee0 <main+0x310>)
  4353. if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  4354. 8001d14: 4648 mov r0, r9
  4355. htim6.Init.Prescaler = 1600-1;
  4356. 8001d16: e889 000c stmia.w r9, {r2, r3}
  4357. htim6.Init.Period = 10-1;
  4358. 8001d1a: 2309 movs r3, #9
  4359. htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  4360. 8001d1c: f8c9 4008 str.w r4, [r9, #8]
  4361. htim6.Init.Period = 10-1;
  4362. 8001d20: f8c9 300c str.w r3, [r9, #12]
  4363. htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  4364. 8001d24: f8c9 4018 str.w r4, [r9, #24]
  4365. TIM_MasterConfigTypeDef sMasterConfig = {0};
  4366. 8001d28: 940a str r4, [sp, #40] ; 0x28
  4367. 8001d2a: 940b str r4, [sp, #44] ; 0x2c
  4368. if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  4369. 8001d2c: f7ff f8f8 bl 8000f20 <HAL_TIM_Base_Init>
  4370. if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  4371. 8001d30: a90a add r1, sp, #40 ; 0x28
  4372. 8001d32: 4648 mov r0, r9
  4373. sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  4374. 8001d34: 940a str r4, [sp, #40] ; 0x28
  4375. sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  4376. 8001d36: 940b str r4, [sp, #44] ; 0x2c
  4377. if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  4378. 8001d38: f7ff f90c bl 8000f54 <HAL_TIMEx_MasterConfigSynchronization>
  4379. huart1.Instance = USART1;
  4380. 8001d3c: 4b69 ldr r3, [pc, #420] ; (8001ee4 <main+0x314>)
  4381. if (HAL_UART_Init(&huart1) != HAL_OK)
  4382. 8001d3e: 4638 mov r0, r7
  4383. huart1.Instance = USART1;
  4384. 8001d40: 603b str r3, [r7, #0]
  4385. huart1.Init.BaudRate = 115200;
  4386. 8001d42: f44f 33e1 mov.w r3, #115200 ; 0x1c200
  4387. huart1.Init.WordLength = UART_WORDLENGTH_8B;
  4388. 8001d46: 60bc str r4, [r7, #8]
  4389. huart1.Init.BaudRate = 115200;
  4390. 8001d48: 607b str r3, [r7, #4]
  4391. 8001d4a: 9301 str r3, [sp, #4]
  4392. huart1.Init.StopBits = UART_STOPBITS_1;
  4393. 8001d4c: 60fc str r4, [r7, #12]
  4394. huart1.Init.Parity = UART_PARITY_NONE;
  4395. 8001d4e: 613c str r4, [r7, #16]
  4396. huart1.Init.Mode = UART_MODE_TX_RX;
  4397. 8001d50: f8c7 b014 str.w fp, [r7, #20]
  4398. huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  4399. 8001d54: 61bc str r4, [r7, #24]
  4400. huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  4401. 8001d56: 61fc str r4, [r7, #28]
  4402. if (HAL_UART_Init(&huart1) != HAL_OK)
  4403. 8001d58: f7ff f9f4 bl 8001144 <HAL_UART_Init>
  4404. huart2.Instance = USART2;
  4405. 8001d5c: 4a62 ldr r2, [pc, #392] ; (8001ee8 <main+0x318>)
  4406. huart2.Init.BaudRate = 115200;
  4407. 8001d5e: 9b01 ldr r3, [sp, #4]
  4408. huart3.Instance = USART3;
  4409. 8001d60: 4d62 ldr r5, [pc, #392] ; (8001eec <main+0x31c>)
  4410. if (HAL_UART_Init(&huart2) != HAL_OK)
  4411. 8001d62: 4630 mov r0, r6
  4412. huart2.Instance = USART2;
  4413. 8001d64: 6032 str r2, [r6, #0]
  4414. huart2.Init.BaudRate = 115200;
  4415. 8001d66: 6073 str r3, [r6, #4]
  4416. huart2.Init.WordLength = UART_WORDLENGTH_8B;
  4417. 8001d68: 60b4 str r4, [r6, #8]
  4418. huart2.Init.StopBits = UART_STOPBITS_1;
  4419. 8001d6a: 60f4 str r4, [r6, #12]
  4420. huart2.Init.Parity = UART_PARITY_NONE;
  4421. 8001d6c: 6134 str r4, [r6, #16]
  4422. huart2.Init.Mode = UART_MODE_TX_RX;
  4423. 8001d6e: f8c6 b014 str.w fp, [r6, #20]
  4424. huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  4425. 8001d72: 61b4 str r4, [r6, #24]
  4426. huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  4427. 8001d74: 61f4 str r4, [r6, #28]
  4428. if (HAL_UART_Init(&huart2) != HAL_OK)
  4429. 8001d76: f7ff f9e5 bl 8001144 <HAL_UART_Init>
  4430. huart3.Init.BaudRate = 115200;
  4431. 8001d7a: 9b01 ldr r3, [sp, #4]
  4432. huart3.Instance = USART3;
  4433. 8001d7c: 4a5c ldr r2, [pc, #368] ; (8001ef0 <main+0x320>)
  4434. if (HAL_UART_Init(&huart3) != HAL_OK)
  4435. 8001d7e: 4628 mov r0, r5
  4436. huart3.Init.BaudRate = 115200;
  4437. 8001d80: 606b str r3, [r5, #4]
  4438. huart3.Instance = USART3;
  4439. 8001d82: 602a str r2, [r5, #0]
  4440. huart3.Init.WordLength = UART_WORDLENGTH_8B;
  4441. 8001d84: 60ac str r4, [r5, #8]
  4442. huart3.Init.StopBits = UART_STOPBITS_1;
  4443. 8001d86: 60ec str r4, [r5, #12]
  4444. huart3.Init.Parity = UART_PARITY_NONE;
  4445. 8001d88: 612c str r4, [r5, #16]
  4446. huart3.Init.Mode = UART_MODE_TX_RX;
  4447. 8001d8a: f8c5 b014 str.w fp, [r5, #20]
  4448. huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  4449. 8001d8e: 61ac str r4, [r5, #24]
  4450. huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  4451. 8001d90: 61ec str r4, [r5, #28]
  4452. if (HAL_UART_Init(&huart3) != HAL_OK)
  4453. 8001d92: f7ff f9d7 bl 8001144 <HAL_UART_Init>
  4454. HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
  4455. 8001d96: 4622 mov r2, r4
  4456. 8001d98: 4621 mov r1, r4
  4457. 8001d9a: 2027 movs r0, #39 ; 0x27
  4458. 8001d9c: f7fe faba bl 8000314 <HAL_NVIC_SetPriority>
  4459. HAL_NVIC_EnableIRQ(USART3_IRQn);
  4460. 8001da0: 2027 movs r0, #39 ; 0x27
  4461. 8001da2: f7fe faeb bl 800037c <HAL_NVIC_EnableIRQ>
  4462. HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
  4463. 8001da6: 4622 mov r2, r4
  4464. 8001da8: 4621 mov r1, r4
  4465. 8001daa: 2025 movs r0, #37 ; 0x25
  4466. 8001dac: f7fe fab2 bl 8000314 <HAL_NVIC_SetPriority>
  4467. HAL_NVIC_EnableIRQ(USART1_IRQn);
  4468. 8001db0: 2025 movs r0, #37 ; 0x25
  4469. 8001db2: f7fe fae3 bl 800037c <HAL_NVIC_EnableIRQ>
  4470. HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
  4471. 8001db6: 4622 mov r2, r4
  4472. 8001db8: 4621 mov r1, r4
  4473. 8001dba: 2026 movs r0, #38 ; 0x26
  4474. 8001dbc: f7fe faaa bl 8000314 <HAL_NVIC_SetPriority>
  4475. HAL_NVIC_EnableIRQ(USART2_IRQn);
  4476. 8001dc0: 2026 movs r0, #38 ; 0x26
  4477. 8001dc2: f7fe fadb bl 800037c <HAL_NVIC_EnableIRQ>
  4478. HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
  4479. 8001dc6: 4622 mov r2, r4
  4480. 8001dc8: 4621 mov r1, r4
  4481. 8001dca: 2036 movs r0, #54 ; 0x36
  4482. 8001dcc: f7fe faa2 bl 8000314 <HAL_NVIC_SetPriority>
  4483. HAL_NVIC_EnableIRQ(TIM6_IRQn);
  4484. 8001dd0: 2036 movs r0, #54 ; 0x36
  4485. 8001dd2: f7fe fad3 bl 800037c <HAL_NVIC_EnableIRQ>
  4486. HAL_TIM_Base_Start_IT(&htim6);
  4487. 8001dd6: 4648 mov r0, r9
  4488. 8001dd8: f7fe ffa4 bl 8000d24 <HAL_TIM_Base_Start_IT>
  4489. HAL_UART_Receive_IT(&huart1, &rx1_data[0],1);
  4490. 8001ddc: 4642 mov r2, r8
  4491. 8001dde: 4945 ldr r1, [pc, #276] ; (8001ef4 <main+0x324>)
  4492. 8001de0: 4638 mov r0, r7
  4493. 8001de2: f7ff fa39 bl 8001258 <HAL_UART_Receive_IT>
  4494. HAL_UART_Receive_IT(&huart2, &rx2_data[0],1);
  4495. 8001de6: 4642 mov r2, r8
  4496. 8001de8: 4943 ldr r1, [pc, #268] ; (8001ef8 <main+0x328>)
  4497. 8001dea: 4630 mov r0, r6
  4498. 8001dec: f7ff fa34 bl 8001258 <HAL_UART_Receive_IT>
  4499. HAL_UART_Receive_IT(&huart3, &rx3_data[0],1);
  4500. 8001df0: 4642 mov r2, r8
  4501. 8001df2: 4942 ldr r1, [pc, #264] ; (8001efc <main+0x32c>)
  4502. 8001df4: 4628 mov r0, r5
  4503. 8001df6: f7ff fa2f bl 8001258 <HAL_UART_Receive_IT>
  4504. setbuf(stdout, NULL); // \n ?��?��?��, printf ???????��?��?????? ?��?��?��
  4505. 8001dfa: 4b41 ldr r3, [pc, #260] ; (8001f00 <main+0x330>)
  4506. 8001dfc: 4621 mov r1, r4
  4507. 8001dfe: 681b ldr r3, [r3, #0]
  4508. RGB_SensorIDAutoset = set;
  4509. 8001e00: 4e40 ldr r6, [pc, #256] ; (8001f04 <main+0x334>)
  4510. setbuf(stdout, NULL); // \n ?��?��?��, printf ???????��?��?????? ?��?��?��
  4511. 8001e02: 6898 ldr r0, [r3, #8]
  4512. 8001e04: f000 fae2 bl 80023cc <setbuf>
  4513. printf("****************************************\r\n");
  4514. 8001e08: 483f ldr r0, [pc, #252] ; (8001f08 <main+0x338>)
  4515. 8001e0a: f000 fad7 bl 80023bc <puts>
  4516. printf("RGB Project\r\n");
  4517. 8001e0e: 483f ldr r0, [pc, #252] ; (8001f0c <main+0x33c>)
  4518. 8001e10: f000 fad4 bl 80023bc <puts>
  4519. printf("Build at %s %s\r\n", __DATE__, __TIME__);
  4520. 8001e14: 4a3e ldr r2, [pc, #248] ; (8001f10 <main+0x340>)
  4521. 8001e16: 493f ldr r1, [pc, #252] ; (8001f14 <main+0x344>)
  4522. 8001e18: 483f ldr r0, [pc, #252] ; (8001f18 <main+0x348>)
  4523. 8001e1a: f000 fa47 bl 80022ac <iprintf>
  4524. printf("Copyright (c) 2019. BLUECELL\r\n");
  4525. 8001e1e: 483f ldr r0, [pc, #252] ; (8001f1c <main+0x34c>)
  4526. 8001e20: f000 facc bl 80023bc <puts>
  4527. printf("****************************************\r\n");
  4528. 8001e24: 4838 ldr r0, [pc, #224] ; (8001f08 <main+0x338>)
  4529. 8001e26: f000 fac9 bl 80023bc <puts>
  4530. RGB_SensorIDAutoset = set;
  4531. 8001e2a: f886 8000 strb.w r8, [r6]
  4532. return UartDataisReved;
  4533. 8001e2e: f8df 8108 ldr.w r8, [pc, #264] ; 8001f38 <main+0x368>
  4534. 8001e32: 4655 mov r5, sl
  4535. test_read();
  4536. 8001e34: f7ff fe42 bl 8001abc <test_read>
  4537. 8001e38: 46c2 mov sl, r8
  4538. HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_15);
  4539. 8001e3a: f8df 9090 ldr.w r9, [pc, #144] ; 8001ecc <main+0x2fc>
  4540. return UartDataisReved;
  4541. 8001e3e: f898 3000 ldrb.w r3, [r8]
  4542. if(uartdatarecv != 0){
  4543. 8001e42: b183 cbz r3, 8001e66 <main+0x296>
  4544. if(uartdatarecv == 1){
  4545. 8001e44: 2b01 cmp r3, #1
  4546. 8001e46: d106 bne.n 8001e56 <main+0x286>
  4547. Uart_dataCheck(&count_in1);
  4548. 8001e48: 4835 ldr r0, [pc, #212] ; (8001f20 <main+0x350>)
  4549. Uart_dataCheck(&count_in3);
  4550. 8001e4a: f7ff fcd1 bl 80017f0 <Uart_dataCheck>
  4551. UartDataisReved = val;
  4552. 8001e4e: 2300 movs r3, #0
  4553. 8001e50: f88a 3000 strb.w r3, [sl]
  4554. 8001e54: e7f3 b.n 8001e3e <main+0x26e>
  4555. }else if(uartdatarecv == 2){
  4556. 8001e56: 2b02 cmp r3, #2
  4557. 8001e58: d101 bne.n 8001e5e <main+0x28e>
  4558. Uart_dataCheck(&count_in2);
  4559. 8001e5a: 4832 ldr r0, [pc, #200] ; (8001f24 <main+0x354>)
  4560. 8001e5c: e7f5 b.n 8001e4a <main+0x27a>
  4561. }else if(uartdatarecv == 3){
  4562. 8001e5e: 2b03 cmp r3, #3
  4563. 8001e60: d1f5 bne.n 8001e4e <main+0x27e>
  4564. Uart_dataCheck(&count_in3);
  4565. 8001e62: 4831 ldr r0, [pc, #196] ; (8001f28 <main+0x358>)
  4566. 8001e64: e7f1 b.n 8001e4a <main+0x27a>
  4567. if(LedTimerCnt > 500){
  4568. 8001e66: 4f31 ldr r7, [pc, #196] ; (8001f2c <main+0x35c>)
  4569. 8001e68: 683a ldr r2, [r7, #0]
  4570. 8001e6a: f5b2 7ffa cmp.w r2, #500 ; 0x1f4
  4571. 8001e6e: d9e6 bls.n 8001e3e <main+0x26e>
  4572. if(RGB_SensorIDAutoGet() == 1){
  4573. 8001e70: f896 b000 ldrb.w fp, [r6]
  4574. 8001e74: f1bb 0f01 cmp.w fp, #1
  4575. 8001e78: d160 bne.n 8001f3c <main+0x36c>
  4576. if(SensorID > 8){
  4577. 8001e7a: 7828 ldrb r0, [r5, #0]
  4578. 8001e7c: 2808 cmp r0, #8
  4579. 8001e7e: d90d bls.n 8001e9c <main+0x2cc>
  4580. RGB_Sensor_PowerOnOff(0);
  4581. 8001e80: 4618 mov r0, r3
  4582. RGB_SensorIDAutoset = set;
  4583. 8001e82: 7033 strb r3, [r6, #0]
  4584. RGB_Sensor_PowerOnOff(0);
  4585. 8001e84: f7ff fcec bl 8001860 <RGB_Sensor_PowerOnOff>
  4586. SensorID = 1;
  4587. 8001e88: f885 b000 strb.w fp, [r5]
  4588. HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_15);
  4589. 8001e8c: f44f 4100 mov.w r1, #32768 ; 0x8000
  4590. 8001e90: 4648 mov r0, r9
  4591. 8001e92: f7fe fca8 bl 80007e6 <HAL_GPIO_TogglePin>
  4592. LedTimerCnt = 0;
  4593. 8001e96: 2300 movs r3, #0
  4594. 8001e98: 603b str r3, [r7, #0]
  4595. 8001e9a: e7d0 b.n 8001e3e <main+0x26e>
  4596. RGB_Sensor_PowerOnOff(SensorID);
  4597. 8001e9c: f7ff fce0 bl 8001860 <RGB_Sensor_PowerOnOff>
  4598. HAL_Delay(500);
  4599. 8001ea0: f44f 70fa mov.w r0, #500 ; 0x1f4
  4600. 8001ea4: f7fe fa12 bl 80002cc <HAL_Delay>
  4601. RGB_Controller_Func(&IDAutoSetRequest_data[blucell_stx]);
  4602. 8001ea8: a808 add r0, sp, #32
  4603. 8001eaa: f7ff fb6d bl 8001588 <RGB_Controller_Func>
  4604. HAL_Delay(500);
  4605. 8001eae: f44f 70fa mov.w r0, #500 ; 0x1f4
  4606. 8001eb2: f7fe fa0b bl 80002cc <HAL_Delay>
  4607. IDAutoSetRequest_data[4] = SensorID++;//DST ID
  4608. 8001eb6: 782b ldrb r3, [r5, #0]
  4609. 8001eb8: 1c5a adds r2, r3, #1
  4610. 8001eba: 702a strb r2, [r5, #0]
  4611. 8001ebc: f88d 3024 strb.w r3, [sp, #36] ; 0x24
  4612. 8001ec0: e7e4 b.n 8001e8c <main+0x2bc>
  4613. 8001ec2: bf00 nop
  4614. 8001ec4: 20000110 .word 0x20000110
  4615. 8001ec8: 40021000 .word 0x40021000
  4616. 8001ecc: 40011000 .word 0x40011000
  4617. 8001ed0: 200001f8 .word 0x200001f8
  4618. 8001ed4: 200002e0 .word 0x200002e0
  4619. 8001ed8: 40010800 .word 0x40010800
  4620. 8001edc: 40010c00 .word 0x40010c00
  4621. 8001ee0: 40001000 .word 0x40001000
  4622. 8001ee4: 40013800 .word 0x40013800
  4623. 8001ee8: 40004400 .word 0x40004400
  4624. 8001eec: 200001b4 .word 0x200001b4
  4625. 8001ef0: 40004800 .word 0x40004800
  4626. 8001ef4: 2000029c .word 0x2000029c
  4627. 8001ef8: 200001f5 .word 0x200001f5
  4628. 8001efc: 200001f4 .word 0x200001f4
  4629. 8001f00: 20000010 .word 0x20000010
  4630. 8001f04: 20000111 .word 0x20000111
  4631. 8001f08: 08003476 .word 0x08003476
  4632. 8001f0c: 080034a0 .word 0x080034a0
  4633. 8001f10: 080034ad .word 0x080034ad
  4634. 8001f14: 080034b6 .word 0x080034b6
  4635. 8001f18: 080034c2 .word 0x080034c2
  4636. 8001f1c: 080034d3 .word 0x080034d3
  4637. 8001f20: 20000176 .word 0x20000176
  4638. 8001f24: 20000177 .word 0x20000177
  4639. 8001f28: 20000178 .word 0x20000178
  4640. 8001f2c: 2000010c .word 0x2000010c
  4641. 8001f30: 20000008 .word 0x20000008
  4642. 8001f34: 200002a0 .word 0x200002a0
  4643. 8001f38: 200001b0 .word 0x200001b0
  4644. RGB_Controller_Func(&StatusRequest_data[0]);
  4645. 8001f3c: a806 add r0, sp, #24
  4646. 8001f3e: f7ff fb23 bl 8001588 <RGB_Controller_Func>
  4647. StatusRequest_data[4] = SensorID_buf[temp_sensorid++];
  4648. 8001f42: 4a06 ldr r2, [pc, #24] ; (8001f5c <main+0x38c>)
  4649. 8001f44: 1c63 adds r3, r4, #1
  4650. 8001f46: 5d12 ldrb r2, [r2, r4]
  4651. 8001f48: b2db uxtb r3, r3
  4652. 8001f4a: f88d 201c strb.w r2, [sp, #28]
  4653. if(temp_sensorid > (SensorID_Cnt - 1)){
  4654. 8001f4e: 4a04 ldr r2, [pc, #16] ; (8001f60 <main+0x390>)
  4655. 8001f50: 7814 ldrb r4, [r2, #0]
  4656. temp_sensorid = 0;
  4657. 8001f52: 429c cmp r4, r3
  4658. 8001f54: bfcc ite gt
  4659. 8001f56: 461c movgt r4, r3
  4660. 8001f58: 2400 movle r4, #0
  4661. 8001f5a: e797 b.n 8001e8c <main+0x2bc>
  4662. 8001f5c: 200000cb .word 0x200000cb
  4663. 8001f60: 200000ca .word 0x200000ca
  4664. 08001f64 <STH30_CreateCrc>:
  4665. 0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8,
  4666. 0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0
  4667. };
  4668. uint8_t STH30_CreateCrc(uint8_t *data, uint8_t nbrOfBytes)
  4669. {
  4670. 8001f64: b510 push {r4, lr}
  4671. uint8_t bit; // bit mask
  4672. uint8_t crc = 0xFF; // calculated checksum
  4673. 8001f66: 23ff movs r3, #255 ; 0xff
  4674. uint8_t byteCtr; // byte counter
  4675. // calculates 8-Bit checksum with given polynomial
  4676. for(byteCtr = 0; byteCtr < nbrOfBytes; byteCtr++)
  4677. 8001f68: 4604 mov r4, r0
  4678. 8001f6a: 1a22 subs r2, r4, r0
  4679. 8001f6c: b2d2 uxtb r2, r2
  4680. 8001f6e: 4291 cmp r1, r2
  4681. 8001f70: d801 bhi.n 8001f76 <STH30_CreateCrc+0x12>
  4682. if(crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
  4683. else crc = (crc << 1);
  4684. }
  4685. }
  4686. return crc;
  4687. }
  4688. 8001f72: 4618 mov r0, r3
  4689. 8001f74: bd10 pop {r4, pc}
  4690. crc ^= (data[byteCtr]);
  4691. 8001f76: f814 2b01 ldrb.w r2, [r4], #1
  4692. 8001f7a: 4053 eors r3, r2
  4693. 8001f7c: 2208 movs r2, #8
  4694. if(crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
  4695. 8001f7e: f013 0f80 tst.w r3, #128 ; 0x80
  4696. 8001f82: f102 32ff add.w r2, r2, #4294967295
  4697. 8001f86: ea4f 0343 mov.w r3, r3, lsl #1
  4698. 8001f8a: bf18 it ne
  4699. 8001f8c: f083 0331 eorne.w r3, r3, #49 ; 0x31
  4700. for(bit = 8; bit > 0; --bit)
  4701. 8001f90: f012 02ff ands.w r2, r2, #255 ; 0xff
  4702. else crc = (crc << 1);
  4703. 8001f94: b2db uxtb r3, r3
  4704. for(bit = 8; bit > 0; --bit)
  4705. 8001f96: d1f2 bne.n 8001f7e <STH30_CreateCrc+0x1a>
  4706. 8001f98: e7e7 b.n 8001f6a <STH30_CreateCrc+0x6>
  4707. 08001f9a <STH30_CheckCrc>:
  4708. etError STH30_CheckCrc(uint8_t *data, uint8_t nbrOfBytes, uint8_t checksum)
  4709. {
  4710. 8001f9a: b530 push {r4, r5, lr}
  4711. uint8_t bit; // bit mask
  4712. uint8_t crc = 0xFF; // calculated checksum
  4713. 8001f9c: 23ff movs r3, #255 ; 0xff
  4714. uint8_t byteCtr; // byte counter
  4715. // calculates 8-Bit checksum with given polynomial
  4716. for(byteCtr = 0; byteCtr < nbrOfBytes; byteCtr++)
  4717. 8001f9e: 4605 mov r5, r0
  4718. 8001fa0: 1a2c subs r4, r5, r0
  4719. 8001fa2: b2e4 uxtb r4, r4
  4720. 8001fa4: 42a1 cmp r1, r4
  4721. 8001fa6: d803 bhi.n 8001fb0 <STH30_CheckCrc+0x16>
  4722. else crc = (crc << 1);
  4723. }
  4724. }
  4725. if(crc != checksum) return CHECKSUM_ERROR;
  4726. else return NO_ERROR;
  4727. }
  4728. 8001fa8: 1a9b subs r3, r3, r2
  4729. 8001faa: 4258 negs r0, r3
  4730. 8001fac: 4158 adcs r0, r3
  4731. 8001fae: bd30 pop {r4, r5, pc}
  4732. crc ^= (data[byteCtr]);
  4733. 8001fb0: f815 4b01 ldrb.w r4, [r5], #1
  4734. 8001fb4: 4063 eors r3, r4
  4735. 8001fb6: 2408 movs r4, #8
  4736. if(crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
  4737. 8001fb8: f013 0f80 tst.w r3, #128 ; 0x80
  4738. 8001fbc: f104 34ff add.w r4, r4, #4294967295
  4739. 8001fc0: ea4f 0343 mov.w r3, r3, lsl #1
  4740. 8001fc4: bf18 it ne
  4741. 8001fc6: f083 0331 eorne.w r3, r3, #49 ; 0x31
  4742. for(bit = 8; bit > 0; --bit)
  4743. 8001fca: f014 04ff ands.w r4, r4, #255 ; 0xff
  4744. else crc = (crc << 1);
  4745. 8001fce: b2db uxtb r3, r3
  4746. for(bit = 8; bit > 0; --bit)
  4747. 8001fd0: d1f2 bne.n 8001fb8 <STH30_CheckCrc+0x1e>
  4748. 8001fd2: e7e5 b.n 8001fa0 <STH30_CheckCrc+0x6>
  4749. 08001fd4 <HAL_MspInit>:
  4750. {
  4751. /* USER CODE BEGIN MspInit 0 */
  4752. /* USER CODE END MspInit 0 */
  4753. __HAL_RCC_AFIO_CLK_ENABLE();
  4754. 8001fd4: 4b0e ldr r3, [pc, #56] ; (8002010 <HAL_MspInit+0x3c>)
  4755. {
  4756. 8001fd6: b082 sub sp, #8
  4757. __HAL_RCC_AFIO_CLK_ENABLE();
  4758. 8001fd8: 699a ldr r2, [r3, #24]
  4759. 8001fda: f042 0201 orr.w r2, r2, #1
  4760. 8001fde: 619a str r2, [r3, #24]
  4761. 8001fe0: 699a ldr r2, [r3, #24]
  4762. 8001fe2: f002 0201 and.w r2, r2, #1
  4763. 8001fe6: 9200 str r2, [sp, #0]
  4764. 8001fe8: 9a00 ldr r2, [sp, #0]
  4765. __HAL_RCC_PWR_CLK_ENABLE();
  4766. 8001fea: 69da ldr r2, [r3, #28]
  4767. 8001fec: f042 5280 orr.w r2, r2, #268435456 ; 0x10000000
  4768. 8001ff0: 61da str r2, [r3, #28]
  4769. 8001ff2: 69db ldr r3, [r3, #28]
  4770. /* System interrupt init*/
  4771. /**DISABLE: JTAG-DP Disabled and SW-DP Disabled
  4772. */
  4773. __HAL_AFIO_REMAP_SWJ_DISABLE();
  4774. 8001ff4: 4a07 ldr r2, [pc, #28] ; (8002014 <HAL_MspInit+0x40>)
  4775. __HAL_RCC_PWR_CLK_ENABLE();
  4776. 8001ff6: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
  4777. 8001ffa: 9301 str r3, [sp, #4]
  4778. 8001ffc: 9b01 ldr r3, [sp, #4]
  4779. __HAL_AFIO_REMAP_SWJ_DISABLE();
  4780. 8001ffe: 6853 ldr r3, [r2, #4]
  4781. 8002000: f023 63e0 bic.w r3, r3, #117440512 ; 0x7000000
  4782. 8002004: f043 6380 orr.w r3, r3, #67108864 ; 0x4000000
  4783. 8002008: 6053 str r3, [r2, #4]
  4784. /* USER CODE BEGIN MspInit 1 */
  4785. /* USER CODE END MspInit 1 */
  4786. }
  4787. 800200a: b002 add sp, #8
  4788. 800200c: 4770 bx lr
  4789. 800200e: bf00 nop
  4790. 8002010: 40021000 .word 0x40021000
  4791. 8002014: 40010000 .word 0x40010000
  4792. 08002018 <HAL_TIM_Base_MspInit>:
  4793. * @retval None
  4794. */
  4795. void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  4796. {
  4797. if(htim_base->Instance==TIM6)
  4798. 8002018: 6802 ldr r2, [r0, #0]
  4799. 800201a: 4b08 ldr r3, [pc, #32] ; (800203c <HAL_TIM_Base_MspInit+0x24>)
  4800. {
  4801. 800201c: b082 sub sp, #8
  4802. if(htim_base->Instance==TIM6)
  4803. 800201e: 429a cmp r2, r3
  4804. 8002020: d10a bne.n 8002038 <HAL_TIM_Base_MspInit+0x20>
  4805. {
  4806. /* USER CODE BEGIN TIM6_MspInit 0 */
  4807. /* USER CODE END TIM6_MspInit 0 */
  4808. /* Peripheral clock enable */
  4809. __HAL_RCC_TIM6_CLK_ENABLE();
  4810. 8002022: f503 3300 add.w r3, r3, #131072 ; 0x20000
  4811. 8002026: 69da ldr r2, [r3, #28]
  4812. 8002028: f042 0210 orr.w r2, r2, #16
  4813. 800202c: 61da str r2, [r3, #28]
  4814. 800202e: 69db ldr r3, [r3, #28]
  4815. 8002030: f003 0310 and.w r3, r3, #16
  4816. 8002034: 9301 str r3, [sp, #4]
  4817. 8002036: 9b01 ldr r3, [sp, #4]
  4818. /* USER CODE BEGIN TIM6_MspInit 1 */
  4819. /* USER CODE END TIM6_MspInit 1 */
  4820. }
  4821. }
  4822. 8002038: b002 add sp, #8
  4823. 800203a: 4770 bx lr
  4824. 800203c: 40001000 .word 0x40001000
  4825. 08002040 <HAL_UART_MspInit>:
  4826. * This function configures the hardware resources used in this example
  4827. * @param huart: UART handle pointer
  4828. * @retval None
  4829. */
  4830. void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  4831. {
  4832. 8002040: b510 push {r4, lr}
  4833. 8002042: 4604 mov r4, r0
  4834. 8002044: b08a sub sp, #40 ; 0x28
  4835. GPIO_InitTypeDef GPIO_InitStruct = {0};
  4836. 8002046: 2210 movs r2, #16
  4837. 8002048: 2100 movs r1, #0
  4838. 800204a: a806 add r0, sp, #24
  4839. 800204c: f000 f925 bl 800229a <memset>
  4840. if(huart->Instance==USART1)
  4841. 8002050: 6823 ldr r3, [r4, #0]
  4842. 8002052: 4a3d ldr r2, [pc, #244] ; (8002148 <HAL_UART_MspInit+0x108>)
  4843. 8002054: 4293 cmp r3, r2
  4844. 8002056: d12a bne.n 80020ae <HAL_UART_MspInit+0x6e>
  4845. {
  4846. /* USER CODE BEGIN USART1_MspInit 0 */
  4847. /* USER CODE END USART1_MspInit 0 */
  4848. /* Peripheral clock enable */
  4849. __HAL_RCC_USART1_CLK_ENABLE();
  4850. 8002058: 4b3c ldr r3, [pc, #240] ; (800214c <HAL_UART_MspInit+0x10c>)
  4851. PA10 ------> USART1_RX
  4852. */
  4853. GPIO_InitStruct.Pin = GPIO_PIN_9;
  4854. GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  4855. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  4856. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4857. 800205a: a906 add r1, sp, #24
  4858. __HAL_RCC_USART1_CLK_ENABLE();
  4859. 800205c: 699a ldr r2, [r3, #24]
  4860. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4861. 800205e: 483c ldr r0, [pc, #240] ; (8002150 <HAL_UART_MspInit+0x110>)
  4862. __HAL_RCC_USART1_CLK_ENABLE();
  4863. 8002060: f442 4280 orr.w r2, r2, #16384 ; 0x4000
  4864. 8002064: 619a str r2, [r3, #24]
  4865. 8002066: 699a ldr r2, [r3, #24]
  4866. 8002068: f402 4280 and.w r2, r2, #16384 ; 0x4000
  4867. 800206c: 9200 str r2, [sp, #0]
  4868. 800206e: 9a00 ldr r2, [sp, #0]
  4869. __HAL_RCC_GPIOA_CLK_ENABLE();
  4870. 8002070: 699a ldr r2, [r3, #24]
  4871. 8002072: f042 0204 orr.w r2, r2, #4
  4872. 8002076: 619a str r2, [r3, #24]
  4873. 8002078: 699b ldr r3, [r3, #24]
  4874. 800207a: f003 0304 and.w r3, r3, #4
  4875. 800207e: 9301 str r3, [sp, #4]
  4876. 8002080: 9b01 ldr r3, [sp, #4]
  4877. GPIO_InitStruct.Pin = GPIO_PIN_9;
  4878. 8002082: f44f 7300 mov.w r3, #512 ; 0x200
  4879. 8002086: 9306 str r3, [sp, #24]
  4880. GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  4881. 8002088: 2302 movs r3, #2
  4882. 800208a: 9307 str r3, [sp, #28]
  4883. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  4884. 800208c: 2303 movs r3, #3
  4885. 800208e: 9309 str r3, [sp, #36] ; 0x24
  4886. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4887. 8002090: f7fe fab8 bl 8000604 <HAL_GPIO_Init>
  4888. GPIO_InitStruct.Pin = GPIO_PIN_10;
  4889. 8002094: f44f 6380 mov.w r3, #1024 ; 0x400
  4890. GPIO_InitStruct.Pin = GPIO_PIN_2;
  4891. GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  4892. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  4893. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4894. GPIO_InitStruct.Pin = GPIO_PIN_3;
  4895. 8002098: 9306 str r3, [sp, #24]
  4896. GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  4897. 800209a: 2300 movs r3, #0
  4898. 800209c: 9307 str r3, [sp, #28]
  4899. GPIO_InitStruct.Pull = GPIO_PULLUP;
  4900. 800209e: 2301 movs r3, #1
  4901. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4902. 80020a0: 482b ldr r0, [pc, #172] ; (8002150 <HAL_UART_MspInit+0x110>)
  4903. GPIO_InitStruct.Pull = GPIO_PULLUP;
  4904. 80020a2: 9308 str r3, [sp, #32]
  4905. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4906. 80020a4: a906 add r1, sp, #24
  4907. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  4908. GPIO_InitStruct.Pin = GPIO_PIN_11;
  4909. GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  4910. GPIO_InitStruct.Pull = GPIO_PULLUP;
  4911. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  4912. 80020a6: f7fe faad bl 8000604 <HAL_GPIO_Init>
  4913. /* USER CODE BEGIN USART3_MspInit 1 */
  4914. /* USER CODE END USART3_MspInit 1 */
  4915. }
  4916. }
  4917. 80020aa: b00a add sp, #40 ; 0x28
  4918. 80020ac: bd10 pop {r4, pc}
  4919. else if(huart->Instance==USART2)
  4920. 80020ae: 4a29 ldr r2, [pc, #164] ; (8002154 <HAL_UART_MspInit+0x114>)
  4921. 80020b0: 4293 cmp r3, r2
  4922. 80020b2: d11e bne.n 80020f2 <HAL_UART_MspInit+0xb2>
  4923. __HAL_RCC_USART2_CLK_ENABLE();
  4924. 80020b4: 4b25 ldr r3, [pc, #148] ; (800214c <HAL_UART_MspInit+0x10c>)
  4925. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4926. 80020b6: a906 add r1, sp, #24
  4927. __HAL_RCC_USART2_CLK_ENABLE();
  4928. 80020b8: 69da ldr r2, [r3, #28]
  4929. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4930. 80020ba: 4825 ldr r0, [pc, #148] ; (8002150 <HAL_UART_MspInit+0x110>)
  4931. __HAL_RCC_USART2_CLK_ENABLE();
  4932. 80020bc: f442 3200 orr.w r2, r2, #131072 ; 0x20000
  4933. 80020c0: 61da str r2, [r3, #28]
  4934. 80020c2: 69da ldr r2, [r3, #28]
  4935. 80020c4: f402 3200 and.w r2, r2, #131072 ; 0x20000
  4936. 80020c8: 9202 str r2, [sp, #8]
  4937. 80020ca: 9a02 ldr r2, [sp, #8]
  4938. __HAL_RCC_GPIOA_CLK_ENABLE();
  4939. 80020cc: 699a ldr r2, [r3, #24]
  4940. 80020ce: f042 0204 orr.w r2, r2, #4
  4941. 80020d2: 619a str r2, [r3, #24]
  4942. 80020d4: 699b ldr r3, [r3, #24]
  4943. 80020d6: f003 0304 and.w r3, r3, #4
  4944. 80020da: 9303 str r3, [sp, #12]
  4945. 80020dc: 9b03 ldr r3, [sp, #12]
  4946. GPIO_InitStruct.Pin = GPIO_PIN_2;
  4947. 80020de: 2304 movs r3, #4
  4948. 80020e0: 9306 str r3, [sp, #24]
  4949. GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  4950. 80020e2: 2302 movs r3, #2
  4951. 80020e4: 9307 str r3, [sp, #28]
  4952. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  4953. 80020e6: 2303 movs r3, #3
  4954. 80020e8: 9309 str r3, [sp, #36] ; 0x24
  4955. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  4956. 80020ea: f7fe fa8b bl 8000604 <HAL_GPIO_Init>
  4957. GPIO_InitStruct.Pin = GPIO_PIN_3;
  4958. 80020ee: 2308 movs r3, #8
  4959. 80020f0: e7d2 b.n 8002098 <HAL_UART_MspInit+0x58>
  4960. else if(huart->Instance==USART3)
  4961. 80020f2: 4a19 ldr r2, [pc, #100] ; (8002158 <HAL_UART_MspInit+0x118>)
  4962. 80020f4: 4293 cmp r3, r2
  4963. 80020f6: d1d8 bne.n 80020aa <HAL_UART_MspInit+0x6a>
  4964. __HAL_RCC_USART3_CLK_ENABLE();
  4965. 80020f8: 4b14 ldr r3, [pc, #80] ; (800214c <HAL_UART_MspInit+0x10c>)
  4966. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  4967. 80020fa: a906 add r1, sp, #24
  4968. __HAL_RCC_USART3_CLK_ENABLE();
  4969. 80020fc: 69da ldr r2, [r3, #28]
  4970. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  4971. 80020fe: 4817 ldr r0, [pc, #92] ; (800215c <HAL_UART_MspInit+0x11c>)
  4972. __HAL_RCC_USART3_CLK_ENABLE();
  4973. 8002100: f442 2280 orr.w r2, r2, #262144 ; 0x40000
  4974. 8002104: 61da str r2, [r3, #28]
  4975. 8002106: 69da ldr r2, [r3, #28]
  4976. 8002108: f402 2280 and.w r2, r2, #262144 ; 0x40000
  4977. 800210c: 9204 str r2, [sp, #16]
  4978. 800210e: 9a04 ldr r2, [sp, #16]
  4979. __HAL_RCC_GPIOB_CLK_ENABLE();
  4980. 8002110: 699a ldr r2, [r3, #24]
  4981. 8002112: f042 0208 orr.w r2, r2, #8
  4982. 8002116: 619a str r2, [r3, #24]
  4983. 8002118: 699b ldr r3, [r3, #24]
  4984. 800211a: f003 0308 and.w r3, r3, #8
  4985. 800211e: 9305 str r3, [sp, #20]
  4986. 8002120: 9b05 ldr r3, [sp, #20]
  4987. GPIO_InitStruct.Pin = GPIO_PIN_10;
  4988. 8002122: f44f 6380 mov.w r3, #1024 ; 0x400
  4989. 8002126: 9306 str r3, [sp, #24]
  4990. GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  4991. 8002128: 2302 movs r3, #2
  4992. 800212a: 9307 str r3, [sp, #28]
  4993. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  4994. 800212c: 2303 movs r3, #3
  4995. 800212e: 9309 str r3, [sp, #36] ; 0x24
  4996. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  4997. 8002130: f7fe fa68 bl 8000604 <HAL_GPIO_Init>
  4998. GPIO_InitStruct.Pin = GPIO_PIN_11;
  4999. 8002134: f44f 6300 mov.w r3, #2048 ; 0x800
  5000. 8002138: 9306 str r3, [sp, #24]
  5001. GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  5002. 800213a: 2300 movs r3, #0
  5003. 800213c: 9307 str r3, [sp, #28]
  5004. GPIO_InitStruct.Pull = GPIO_PULLUP;
  5005. 800213e: 2301 movs r3, #1
  5006. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  5007. 8002140: a906 add r1, sp, #24
  5008. GPIO_InitStruct.Pull = GPIO_PULLUP;
  5009. 8002142: 9308 str r3, [sp, #32]
  5010. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  5011. 8002144: 4805 ldr r0, [pc, #20] ; (800215c <HAL_UART_MspInit+0x11c>)
  5012. 8002146: e7ae b.n 80020a6 <HAL_UART_MspInit+0x66>
  5013. 8002148: 40013800 .word 0x40013800
  5014. 800214c: 40021000 .word 0x40021000
  5015. 8002150: 40010800 .word 0x40010800
  5016. 8002154: 40004400 .word 0x40004400
  5017. 8002158: 40004800 .word 0x40004800
  5018. 800215c: 40010c00 .word 0x40010c00
  5019. 08002160 <NMI_Handler>:
  5020. 8002160: 4770 bx lr
  5021. 08002162 <HardFault_Handler>:
  5022. /**
  5023. * @brief This function handles Hard fault interrupt.
  5024. */
  5025. void HardFault_Handler(void)
  5026. {
  5027. 8002162: e7fe b.n 8002162 <HardFault_Handler>
  5028. 08002164 <MemManage_Handler>:
  5029. /**
  5030. * @brief This function handles Memory management fault.
  5031. */
  5032. void MemManage_Handler(void)
  5033. {
  5034. 8002164: e7fe b.n 8002164 <MemManage_Handler>
  5035. 08002166 <BusFault_Handler>:
  5036. /**
  5037. * @brief This function handles Prefetch fault, memory access fault.
  5038. */
  5039. void BusFault_Handler(void)
  5040. {
  5041. 8002166: e7fe b.n 8002166 <BusFault_Handler>
  5042. 08002168 <UsageFault_Handler>:
  5043. /**
  5044. * @brief This function handles Undefined instruction or illegal state.
  5045. */
  5046. void UsageFault_Handler(void)
  5047. {
  5048. 8002168: e7fe b.n 8002168 <UsageFault_Handler>
  5049. 0800216a <SVC_Handler>:
  5050. 800216a: 4770 bx lr
  5051. 0800216c <DebugMon_Handler>:
  5052. 800216c: 4770 bx lr
  5053. 0800216e <PendSV_Handler>:
  5054. /**
  5055. * @brief This function handles Pendable request for system service.
  5056. */
  5057. void PendSV_Handler(void)
  5058. {
  5059. 800216e: 4770 bx lr
  5060. 08002170 <SysTick_Handler>:
  5061. void SysTick_Handler(void)
  5062. {
  5063. /* USER CODE BEGIN SysTick_IRQn 0 */
  5064. /* USER CODE END SysTick_IRQn 0 */
  5065. HAL_IncTick();
  5066. 8002170: f7fe b89a b.w 80002a8 <HAL_IncTick>
  5067. 08002174 <USART1_IRQHandler>:
  5068. void USART1_IRQHandler(void)
  5069. {
  5070. /* USER CODE BEGIN USART1_IRQn 0 */
  5071. /* USER CODE END USART1_IRQn 0 */
  5072. HAL_UART_IRQHandler(&huart1);
  5073. 8002174: 4801 ldr r0, [pc, #4] ; (800217c <USART1_IRQHandler+0x8>)
  5074. 8002176: f7ff b8d7 b.w 8001328 <HAL_UART_IRQHandler>
  5075. 800217a: bf00 nop
  5076. 800217c: 200001f8 .word 0x200001f8
  5077. 08002180 <USART2_IRQHandler>:
  5078. void USART2_IRQHandler(void)
  5079. {
  5080. /* USER CODE BEGIN USART2_IRQn 0 */
  5081. /* USER CODE END USART2_IRQn 0 */
  5082. HAL_UART_IRQHandler(&huart2);
  5083. 8002180: 4801 ldr r0, [pc, #4] ; (8002188 <USART2_IRQHandler+0x8>)
  5084. 8002182: f7ff b8d1 b.w 8001328 <HAL_UART_IRQHandler>
  5085. 8002186: bf00 nop
  5086. 8002188: 200002e0 .word 0x200002e0
  5087. 0800218c <USART3_IRQHandler>:
  5088. void USART3_IRQHandler(void)
  5089. {
  5090. /* USER CODE BEGIN USART3_IRQn 0 */
  5091. /* USER CODE END USART3_IRQn 0 */
  5092. HAL_UART_IRQHandler(&huart3);
  5093. 800218c: 4801 ldr r0, [pc, #4] ; (8002194 <USART3_IRQHandler+0x8>)
  5094. 800218e: f7ff b8cb b.w 8001328 <HAL_UART_IRQHandler>
  5095. 8002192: bf00 nop
  5096. 8002194: 200001b4 .word 0x200001b4
  5097. 08002198 <TIM6_IRQHandler>:
  5098. void TIM6_IRQHandler(void)
  5099. {
  5100. /* USER CODE BEGIN TIM6_IRQn 0 */
  5101. /* USER CODE END TIM6_IRQn 0 */
  5102. HAL_TIM_IRQHandler(&htim6);
  5103. 8002198: 4801 ldr r0, [pc, #4] ; (80021a0 <TIM6_IRQHandler+0x8>)
  5104. 800219a: f7fe bdd2 b.w 8000d42 <HAL_TIM_IRQHandler>
  5105. 800219e: bf00 nop
  5106. 80021a0: 200002a0 .word 0x200002a0
  5107. 080021a4 <SystemInit>:
  5108. */
  5109. void SystemInit (void)
  5110. {
  5111. /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  5112. /* Set HSION bit */
  5113. RCC->CR |= 0x00000001U;
  5114. 80021a4: 4b0f ldr r3, [pc, #60] ; (80021e4 <SystemInit+0x40>)
  5115. 80021a6: 681a ldr r2, [r3, #0]
  5116. 80021a8: f042 0201 orr.w r2, r2, #1
  5117. 80021ac: 601a str r2, [r3, #0]
  5118. /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
  5119. #if !defined(STM32F105xC) && !defined(STM32F107xC)
  5120. RCC->CFGR &= 0xF8FF0000U;
  5121. 80021ae: 6859 ldr r1, [r3, #4]
  5122. 80021b0: 4a0d ldr r2, [pc, #52] ; (80021e8 <SystemInit+0x44>)
  5123. 80021b2: 400a ands r2, r1
  5124. 80021b4: 605a str r2, [r3, #4]
  5125. #else
  5126. RCC->CFGR &= 0xF0FF0000U;
  5127. #endif /* STM32F105xC */
  5128. /* Reset HSEON, CSSON and PLLON bits */
  5129. RCC->CR &= 0xFEF6FFFFU;
  5130. 80021b6: 681a ldr r2, [r3, #0]
  5131. 80021b8: f022 7284 bic.w r2, r2, #17301504 ; 0x1080000
  5132. 80021bc: f422 3280 bic.w r2, r2, #65536 ; 0x10000
  5133. 80021c0: 601a str r2, [r3, #0]
  5134. /* Reset HSEBYP bit */
  5135. RCC->CR &= 0xFFFBFFFFU;
  5136. 80021c2: 681a ldr r2, [r3, #0]
  5137. 80021c4: f422 2280 bic.w r2, r2, #262144 ; 0x40000
  5138. 80021c8: 601a str r2, [r3, #0]
  5139. /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  5140. RCC->CFGR &= 0xFF80FFFFU;
  5141. 80021ca: 685a ldr r2, [r3, #4]
  5142. 80021cc: f422 02fe bic.w r2, r2, #8323072 ; 0x7f0000
  5143. 80021d0: 605a str r2, [r3, #4]
  5144. /* Reset CFGR2 register */
  5145. RCC->CFGR2 = 0x00000000U;
  5146. #else
  5147. /* Disable all interrupts and clear pending bits */
  5148. RCC->CIR = 0x009F0000U;
  5149. 80021d2: f44f 021f mov.w r2, #10420224 ; 0x9f0000
  5150. 80021d6: 609a str r2, [r3, #8]
  5151. #endif
  5152. #ifdef VECT_TAB_SRAM
  5153. SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
  5154. #else
  5155. SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
  5156. 80021d8: f04f 6200 mov.w r2, #134217728 ; 0x8000000
  5157. 80021dc: 4b03 ldr r3, [pc, #12] ; (80021ec <SystemInit+0x48>)
  5158. 80021de: 609a str r2, [r3, #8]
  5159. 80021e0: 4770 bx lr
  5160. 80021e2: bf00 nop
  5161. 80021e4: 40021000 .word 0x40021000
  5162. 80021e8: f8ff0000 .word 0xf8ff0000
  5163. 80021ec: e000ed00 .word 0xe000ed00
  5164. 080021f0 <Reset_Handler>:
  5165. .weak Reset_Handler
  5166. .type Reset_Handler, %function
  5167. Reset_Handler:
  5168. /* Copy the data segment initializers from flash to SRAM */
  5169. movs r1, #0
  5170. 80021f0: 2100 movs r1, #0
  5171. b LoopCopyDataInit
  5172. 80021f2: e003 b.n 80021fc <LoopCopyDataInit>
  5173. 080021f4 <CopyDataInit>:
  5174. CopyDataInit:
  5175. ldr r3, =_sidata
  5176. 80021f4: 4b0b ldr r3, [pc, #44] ; (8002224 <LoopFillZerobss+0x14>)
  5177. ldr r3, [r3, r1]
  5178. 80021f6: 585b ldr r3, [r3, r1]
  5179. str r3, [r0, r1]
  5180. 80021f8: 5043 str r3, [r0, r1]
  5181. adds r1, r1, #4
  5182. 80021fa: 3104 adds r1, #4
  5183. 080021fc <LoopCopyDataInit>:
  5184. LoopCopyDataInit:
  5185. ldr r0, =_sdata
  5186. 80021fc: 480a ldr r0, [pc, #40] ; (8002228 <LoopFillZerobss+0x18>)
  5187. ldr r3, =_edata
  5188. 80021fe: 4b0b ldr r3, [pc, #44] ; (800222c <LoopFillZerobss+0x1c>)
  5189. adds r2, r0, r1
  5190. 8002200: 1842 adds r2, r0, r1
  5191. cmp r2, r3
  5192. 8002202: 429a cmp r2, r3
  5193. bcc CopyDataInit
  5194. 8002204: d3f6 bcc.n 80021f4 <CopyDataInit>
  5195. ldr r2, =_sbss
  5196. 8002206: 4a0a ldr r2, [pc, #40] ; (8002230 <LoopFillZerobss+0x20>)
  5197. b LoopFillZerobss
  5198. 8002208: e002 b.n 8002210 <LoopFillZerobss>
  5199. 0800220a <FillZerobss>:
  5200. /* Zero fill the bss segment. */
  5201. FillZerobss:
  5202. movs r3, #0
  5203. 800220a: 2300 movs r3, #0
  5204. str r3, [r2], #4
  5205. 800220c: f842 3b04 str.w r3, [r2], #4
  5206. 08002210 <LoopFillZerobss>:
  5207. LoopFillZerobss:
  5208. ldr r3, = _ebss
  5209. 8002210: 4b08 ldr r3, [pc, #32] ; (8002234 <LoopFillZerobss+0x24>)
  5210. cmp r2, r3
  5211. 8002212: 429a cmp r2, r3
  5212. bcc FillZerobss
  5213. 8002214: d3f9 bcc.n 800220a <FillZerobss>
  5214. /* Call the clock system intitialization function.*/
  5215. bl SystemInit
  5216. 8002216: f7ff ffc5 bl 80021a4 <SystemInit>
  5217. /* Call static constructors */
  5218. bl __libc_init_array
  5219. 800221a: f000 f80f bl 800223c <__libc_init_array>
  5220. /* Call the application's entry point.*/
  5221. bl main
  5222. 800221e: f7ff fcd7 bl 8001bd0 <main>
  5223. bx lr
  5224. 8002222: 4770 bx lr
  5225. ldr r3, =_sidata
  5226. 8002224: 080035b0 .word 0x080035b0
  5227. ldr r0, =_sdata
  5228. 8002228: 20000000 .word 0x20000000
  5229. ldr r3, =_edata
  5230. 800222c: 20000074 .word 0x20000074
  5231. ldr r2, =_sbss
  5232. 8002230: 20000078 .word 0x20000078
  5233. ldr r3, = _ebss
  5234. 8002234: 20000324 .word 0x20000324
  5235. 08002238 <ADC1_2_IRQHandler>:
  5236. * @retval : None
  5237. */
  5238. .section .text.Default_Handler,"ax",%progbits
  5239. Default_Handler:
  5240. Infinite_Loop:
  5241. b Infinite_Loop
  5242. 8002238: e7fe b.n 8002238 <ADC1_2_IRQHandler>
  5243. ...
  5244. 0800223c <__libc_init_array>:
  5245. 800223c: b570 push {r4, r5, r6, lr}
  5246. 800223e: 2500 movs r5, #0
  5247. 8002240: 4e0c ldr r6, [pc, #48] ; (8002274 <__libc_init_array+0x38>)
  5248. 8002242: 4c0d ldr r4, [pc, #52] ; (8002278 <__libc_init_array+0x3c>)
  5249. 8002244: 1ba4 subs r4, r4, r6
  5250. 8002246: 10a4 asrs r4, r4, #2
  5251. 8002248: 42a5 cmp r5, r4
  5252. 800224a: d109 bne.n 8002260 <__libc_init_array+0x24>
  5253. 800224c: f001 f8d4 bl 80033f8 <_init>
  5254. 8002250: 2500 movs r5, #0
  5255. 8002252: 4e0a ldr r6, [pc, #40] ; (800227c <__libc_init_array+0x40>)
  5256. 8002254: 4c0a ldr r4, [pc, #40] ; (8002280 <__libc_init_array+0x44>)
  5257. 8002256: 1ba4 subs r4, r4, r6
  5258. 8002258: 10a4 asrs r4, r4, #2
  5259. 800225a: 42a5 cmp r5, r4
  5260. 800225c: d105 bne.n 800226a <__libc_init_array+0x2e>
  5261. 800225e: bd70 pop {r4, r5, r6, pc}
  5262. 8002260: f856 3025 ldr.w r3, [r6, r5, lsl #2]
  5263. 8002264: 4798 blx r3
  5264. 8002266: 3501 adds r5, #1
  5265. 8002268: e7ee b.n 8002248 <__libc_init_array+0xc>
  5266. 800226a: f856 3025 ldr.w r3, [r6, r5, lsl #2]
  5267. 800226e: 4798 blx r3
  5268. 8002270: 3501 adds r5, #1
  5269. 8002272: e7f2 b.n 800225a <__libc_init_array+0x1e>
  5270. 8002274: 080035a8 .word 0x080035a8
  5271. 8002278: 080035a8 .word 0x080035a8
  5272. 800227c: 080035a8 .word 0x080035a8
  5273. 8002280: 080035ac .word 0x080035ac
  5274. 08002284 <memcpy>:
  5275. 8002284: b510 push {r4, lr}
  5276. 8002286: 1e43 subs r3, r0, #1
  5277. 8002288: 440a add r2, r1
  5278. 800228a: 4291 cmp r1, r2
  5279. 800228c: d100 bne.n 8002290 <memcpy+0xc>
  5280. 800228e: bd10 pop {r4, pc}
  5281. 8002290: f811 4b01 ldrb.w r4, [r1], #1
  5282. 8002294: f803 4f01 strb.w r4, [r3, #1]!
  5283. 8002298: e7f7 b.n 800228a <memcpy+0x6>
  5284. 0800229a <memset>:
  5285. 800229a: 4603 mov r3, r0
  5286. 800229c: 4402 add r2, r0
  5287. 800229e: 4293 cmp r3, r2
  5288. 80022a0: d100 bne.n 80022a4 <memset+0xa>
  5289. 80022a2: 4770 bx lr
  5290. 80022a4: f803 1b01 strb.w r1, [r3], #1
  5291. 80022a8: e7f9 b.n 800229e <memset+0x4>
  5292. ...
  5293. 080022ac <iprintf>:
  5294. 80022ac: b40f push {r0, r1, r2, r3}
  5295. 80022ae: 4b0a ldr r3, [pc, #40] ; (80022d8 <iprintf+0x2c>)
  5296. 80022b0: b513 push {r0, r1, r4, lr}
  5297. 80022b2: 681c ldr r4, [r3, #0]
  5298. 80022b4: b124 cbz r4, 80022c0 <iprintf+0x14>
  5299. 80022b6: 69a3 ldr r3, [r4, #24]
  5300. 80022b8: b913 cbnz r3, 80022c0 <iprintf+0x14>
  5301. 80022ba: 4620 mov r0, r4
  5302. 80022bc: f000 faee bl 800289c <__sinit>
  5303. 80022c0: ab05 add r3, sp, #20
  5304. 80022c2: 9a04 ldr r2, [sp, #16]
  5305. 80022c4: 68a1 ldr r1, [r4, #8]
  5306. 80022c6: 4620 mov r0, r4
  5307. 80022c8: 9301 str r3, [sp, #4]
  5308. 80022ca: f000 fcaf bl 8002c2c <_vfiprintf_r>
  5309. 80022ce: b002 add sp, #8
  5310. 80022d0: e8bd 4010 ldmia.w sp!, {r4, lr}
  5311. 80022d4: b004 add sp, #16
  5312. 80022d6: 4770 bx lr
  5313. 80022d8: 20000010 .word 0x20000010
  5314. 080022dc <putchar>:
  5315. 80022dc: b538 push {r3, r4, r5, lr}
  5316. 80022de: 4b08 ldr r3, [pc, #32] ; (8002300 <putchar+0x24>)
  5317. 80022e0: 4605 mov r5, r0
  5318. 80022e2: 681c ldr r4, [r3, #0]
  5319. 80022e4: b124 cbz r4, 80022f0 <putchar+0x14>
  5320. 80022e6: 69a3 ldr r3, [r4, #24]
  5321. 80022e8: b913 cbnz r3, 80022f0 <putchar+0x14>
  5322. 80022ea: 4620 mov r0, r4
  5323. 80022ec: f000 fad6 bl 800289c <__sinit>
  5324. 80022f0: 68a2 ldr r2, [r4, #8]
  5325. 80022f2: 4629 mov r1, r5
  5326. 80022f4: 4620 mov r0, r4
  5327. 80022f6: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr}
  5328. 80022fa: f000 bf45 b.w 8003188 <_putc_r>
  5329. 80022fe: bf00 nop
  5330. 8002300: 20000010 .word 0x20000010
  5331. 08002304 <_puts_r>:
  5332. 8002304: b570 push {r4, r5, r6, lr}
  5333. 8002306: 460e mov r6, r1
  5334. 8002308: 4605 mov r5, r0
  5335. 800230a: b118 cbz r0, 8002314 <_puts_r+0x10>
  5336. 800230c: 6983 ldr r3, [r0, #24]
  5337. 800230e: b90b cbnz r3, 8002314 <_puts_r+0x10>
  5338. 8002310: f000 fac4 bl 800289c <__sinit>
  5339. 8002314: 69ab ldr r3, [r5, #24]
  5340. 8002316: 68ac ldr r4, [r5, #8]
  5341. 8002318: b913 cbnz r3, 8002320 <_puts_r+0x1c>
  5342. 800231a: 4628 mov r0, r5
  5343. 800231c: f000 fabe bl 800289c <__sinit>
  5344. 8002320: 4b23 ldr r3, [pc, #140] ; (80023b0 <_puts_r+0xac>)
  5345. 8002322: 429c cmp r4, r3
  5346. 8002324: d117 bne.n 8002356 <_puts_r+0x52>
  5347. 8002326: 686c ldr r4, [r5, #4]
  5348. 8002328: 89a3 ldrh r3, [r4, #12]
  5349. 800232a: 071b lsls r3, r3, #28
  5350. 800232c: d51d bpl.n 800236a <_puts_r+0x66>
  5351. 800232e: 6923 ldr r3, [r4, #16]
  5352. 8002330: b1db cbz r3, 800236a <_puts_r+0x66>
  5353. 8002332: 3e01 subs r6, #1
  5354. 8002334: 68a3 ldr r3, [r4, #8]
  5355. 8002336: f816 1f01 ldrb.w r1, [r6, #1]!
  5356. 800233a: 3b01 subs r3, #1
  5357. 800233c: 60a3 str r3, [r4, #8]
  5358. 800233e: b9e9 cbnz r1, 800237c <_puts_r+0x78>
  5359. 8002340: 2b00 cmp r3, #0
  5360. 8002342: da2e bge.n 80023a2 <_puts_r+0x9e>
  5361. 8002344: 4622 mov r2, r4
  5362. 8002346: 210a movs r1, #10
  5363. 8002348: 4628 mov r0, r5
  5364. 800234a: f000 f8f5 bl 8002538 <__swbuf_r>
  5365. 800234e: 3001 adds r0, #1
  5366. 8002350: d011 beq.n 8002376 <_puts_r+0x72>
  5367. 8002352: 200a movs r0, #10
  5368. 8002354: bd70 pop {r4, r5, r6, pc}
  5369. 8002356: 4b17 ldr r3, [pc, #92] ; (80023b4 <_puts_r+0xb0>)
  5370. 8002358: 429c cmp r4, r3
  5371. 800235a: d101 bne.n 8002360 <_puts_r+0x5c>
  5372. 800235c: 68ac ldr r4, [r5, #8]
  5373. 800235e: e7e3 b.n 8002328 <_puts_r+0x24>
  5374. 8002360: 4b15 ldr r3, [pc, #84] ; (80023b8 <_puts_r+0xb4>)
  5375. 8002362: 429c cmp r4, r3
  5376. 8002364: bf08 it eq
  5377. 8002366: 68ec ldreq r4, [r5, #12]
  5378. 8002368: e7de b.n 8002328 <_puts_r+0x24>
  5379. 800236a: 4621 mov r1, r4
  5380. 800236c: 4628 mov r0, r5
  5381. 800236e: f000 f935 bl 80025dc <__swsetup_r>
  5382. 8002372: 2800 cmp r0, #0
  5383. 8002374: d0dd beq.n 8002332 <_puts_r+0x2e>
  5384. 8002376: f04f 30ff mov.w r0, #4294967295
  5385. 800237a: bd70 pop {r4, r5, r6, pc}
  5386. 800237c: 2b00 cmp r3, #0
  5387. 800237e: da04 bge.n 800238a <_puts_r+0x86>
  5388. 8002380: 69a2 ldr r2, [r4, #24]
  5389. 8002382: 4293 cmp r3, r2
  5390. 8002384: db06 blt.n 8002394 <_puts_r+0x90>
  5391. 8002386: 290a cmp r1, #10
  5392. 8002388: d004 beq.n 8002394 <_puts_r+0x90>
  5393. 800238a: 6823 ldr r3, [r4, #0]
  5394. 800238c: 1c5a adds r2, r3, #1
  5395. 800238e: 6022 str r2, [r4, #0]
  5396. 8002390: 7019 strb r1, [r3, #0]
  5397. 8002392: e7cf b.n 8002334 <_puts_r+0x30>
  5398. 8002394: 4622 mov r2, r4
  5399. 8002396: 4628 mov r0, r5
  5400. 8002398: f000 f8ce bl 8002538 <__swbuf_r>
  5401. 800239c: 3001 adds r0, #1
  5402. 800239e: d1c9 bne.n 8002334 <_puts_r+0x30>
  5403. 80023a0: e7e9 b.n 8002376 <_puts_r+0x72>
  5404. 80023a2: 200a movs r0, #10
  5405. 80023a4: 6823 ldr r3, [r4, #0]
  5406. 80023a6: 1c5a adds r2, r3, #1
  5407. 80023a8: 6022 str r2, [r4, #0]
  5408. 80023aa: 7018 strb r0, [r3, #0]
  5409. 80023ac: bd70 pop {r4, r5, r6, pc}
  5410. 80023ae: bf00 nop
  5411. 80023b0: 08003534 .word 0x08003534
  5412. 80023b4: 08003554 .word 0x08003554
  5413. 80023b8: 08003514 .word 0x08003514
  5414. 080023bc <puts>:
  5415. 80023bc: 4b02 ldr r3, [pc, #8] ; (80023c8 <puts+0xc>)
  5416. 80023be: 4601 mov r1, r0
  5417. 80023c0: 6818 ldr r0, [r3, #0]
  5418. 80023c2: f7ff bf9f b.w 8002304 <_puts_r>
  5419. 80023c6: bf00 nop
  5420. 80023c8: 20000010 .word 0x20000010
  5421. 080023cc <setbuf>:
  5422. 80023cc: 2900 cmp r1, #0
  5423. 80023ce: f44f 6380 mov.w r3, #1024 ; 0x400
  5424. 80023d2: bf0c ite eq
  5425. 80023d4: 2202 moveq r2, #2
  5426. 80023d6: 2200 movne r2, #0
  5427. 80023d8: f000 b800 b.w 80023dc <setvbuf>
  5428. 080023dc <setvbuf>:
  5429. 80023dc: e92d 43f7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  5430. 80023e0: 461d mov r5, r3
  5431. 80023e2: 4b51 ldr r3, [pc, #324] ; (8002528 <setvbuf+0x14c>)
  5432. 80023e4: 4604 mov r4, r0
  5433. 80023e6: 681e ldr r6, [r3, #0]
  5434. 80023e8: 460f mov r7, r1
  5435. 80023ea: 4690 mov r8, r2
  5436. 80023ec: b126 cbz r6, 80023f8 <setvbuf+0x1c>
  5437. 80023ee: 69b3 ldr r3, [r6, #24]
  5438. 80023f0: b913 cbnz r3, 80023f8 <setvbuf+0x1c>
  5439. 80023f2: 4630 mov r0, r6
  5440. 80023f4: f000 fa52 bl 800289c <__sinit>
  5441. 80023f8: 4b4c ldr r3, [pc, #304] ; (800252c <setvbuf+0x150>)
  5442. 80023fa: 429c cmp r4, r3
  5443. 80023fc: d152 bne.n 80024a4 <setvbuf+0xc8>
  5444. 80023fe: 6874 ldr r4, [r6, #4]
  5445. 8002400: f1b8 0f02 cmp.w r8, #2
  5446. 8002404: d006 beq.n 8002414 <setvbuf+0x38>
  5447. 8002406: f1b8 0f01 cmp.w r8, #1
  5448. 800240a: f200 8089 bhi.w 8002520 <setvbuf+0x144>
  5449. 800240e: 2d00 cmp r5, #0
  5450. 8002410: f2c0 8086 blt.w 8002520 <setvbuf+0x144>
  5451. 8002414: 4621 mov r1, r4
  5452. 8002416: 4630 mov r0, r6
  5453. 8002418: f000 f9d6 bl 80027c8 <_fflush_r>
  5454. 800241c: 6b61 ldr r1, [r4, #52] ; 0x34
  5455. 800241e: b141 cbz r1, 8002432 <setvbuf+0x56>
  5456. 8002420: f104 0344 add.w r3, r4, #68 ; 0x44
  5457. 8002424: 4299 cmp r1, r3
  5458. 8002426: d002 beq.n 800242e <setvbuf+0x52>
  5459. 8002428: 4630 mov r0, r6
  5460. 800242a: f000 fb2d bl 8002a88 <_free_r>
  5461. 800242e: 2300 movs r3, #0
  5462. 8002430: 6363 str r3, [r4, #52] ; 0x34
  5463. 8002432: 2300 movs r3, #0
  5464. 8002434: 61a3 str r3, [r4, #24]
  5465. 8002436: 6063 str r3, [r4, #4]
  5466. 8002438: 89a3 ldrh r3, [r4, #12]
  5467. 800243a: 061b lsls r3, r3, #24
  5468. 800243c: d503 bpl.n 8002446 <setvbuf+0x6a>
  5469. 800243e: 6921 ldr r1, [r4, #16]
  5470. 8002440: 4630 mov r0, r6
  5471. 8002442: f000 fb21 bl 8002a88 <_free_r>
  5472. 8002446: 89a3 ldrh r3, [r4, #12]
  5473. 8002448: f1b8 0f02 cmp.w r8, #2
  5474. 800244c: f423 634a bic.w r3, r3, #3232 ; 0xca0
  5475. 8002450: f023 0303 bic.w r3, r3, #3
  5476. 8002454: 81a3 strh r3, [r4, #12]
  5477. 8002456: d05d beq.n 8002514 <setvbuf+0x138>
  5478. 8002458: ab01 add r3, sp, #4
  5479. 800245a: 466a mov r2, sp
  5480. 800245c: 4621 mov r1, r4
  5481. 800245e: 4630 mov r0, r6
  5482. 8002460: f000 faa6 bl 80029b0 <__swhatbuf_r>
  5483. 8002464: 89a3 ldrh r3, [r4, #12]
  5484. 8002466: 4318 orrs r0, r3
  5485. 8002468: 81a0 strh r0, [r4, #12]
  5486. 800246a: bb2d cbnz r5, 80024b8 <setvbuf+0xdc>
  5487. 800246c: 9d00 ldr r5, [sp, #0]
  5488. 800246e: 4628 mov r0, r5
  5489. 8002470: f000 fb02 bl 8002a78 <malloc>
  5490. 8002474: 4607 mov r7, r0
  5491. 8002476: 2800 cmp r0, #0
  5492. 8002478: d14e bne.n 8002518 <setvbuf+0x13c>
  5493. 800247a: f8dd 9000 ldr.w r9, [sp]
  5494. 800247e: 45a9 cmp r9, r5
  5495. 8002480: d13c bne.n 80024fc <setvbuf+0x120>
  5496. 8002482: f04f 30ff mov.w r0, #4294967295
  5497. 8002486: 89a3 ldrh r3, [r4, #12]
  5498. 8002488: f043 0302 orr.w r3, r3, #2
  5499. 800248c: 81a3 strh r3, [r4, #12]
  5500. 800248e: 2300 movs r3, #0
  5501. 8002490: 60a3 str r3, [r4, #8]
  5502. 8002492: f104 0347 add.w r3, r4, #71 ; 0x47
  5503. 8002496: 6023 str r3, [r4, #0]
  5504. 8002498: 6123 str r3, [r4, #16]
  5505. 800249a: 2301 movs r3, #1
  5506. 800249c: 6163 str r3, [r4, #20]
  5507. 800249e: b003 add sp, #12
  5508. 80024a0: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc}
  5509. 80024a4: 4b22 ldr r3, [pc, #136] ; (8002530 <setvbuf+0x154>)
  5510. 80024a6: 429c cmp r4, r3
  5511. 80024a8: d101 bne.n 80024ae <setvbuf+0xd2>
  5512. 80024aa: 68b4 ldr r4, [r6, #8]
  5513. 80024ac: e7a8 b.n 8002400 <setvbuf+0x24>
  5514. 80024ae: 4b21 ldr r3, [pc, #132] ; (8002534 <setvbuf+0x158>)
  5515. 80024b0: 429c cmp r4, r3
  5516. 80024b2: bf08 it eq
  5517. 80024b4: 68f4 ldreq r4, [r6, #12]
  5518. 80024b6: e7a3 b.n 8002400 <setvbuf+0x24>
  5519. 80024b8: 2f00 cmp r7, #0
  5520. 80024ba: d0d8 beq.n 800246e <setvbuf+0x92>
  5521. 80024bc: 69b3 ldr r3, [r6, #24]
  5522. 80024be: b913 cbnz r3, 80024c6 <setvbuf+0xea>
  5523. 80024c0: 4630 mov r0, r6
  5524. 80024c2: f000 f9eb bl 800289c <__sinit>
  5525. 80024c6: f1b8 0f01 cmp.w r8, #1
  5526. 80024ca: bf08 it eq
  5527. 80024cc: 89a3 ldrheq r3, [r4, #12]
  5528. 80024ce: 6027 str r7, [r4, #0]
  5529. 80024d0: bf04 itt eq
  5530. 80024d2: f043 0301 orreq.w r3, r3, #1
  5531. 80024d6: 81a3 strheq r3, [r4, #12]
  5532. 80024d8: 89a3 ldrh r3, [r4, #12]
  5533. 80024da: 6127 str r7, [r4, #16]
  5534. 80024dc: f013 0008 ands.w r0, r3, #8
  5535. 80024e0: 6165 str r5, [r4, #20]
  5536. 80024e2: d01b beq.n 800251c <setvbuf+0x140>
  5537. 80024e4: f013 0001 ands.w r0, r3, #1
  5538. 80024e8: f04f 0300 mov.w r3, #0
  5539. 80024ec: bf1f itttt ne
  5540. 80024ee: 426d negne r5, r5
  5541. 80024f0: 60a3 strne r3, [r4, #8]
  5542. 80024f2: 61a5 strne r5, [r4, #24]
  5543. 80024f4: 4618 movne r0, r3
  5544. 80024f6: bf08 it eq
  5545. 80024f8: 60a5 streq r5, [r4, #8]
  5546. 80024fa: e7d0 b.n 800249e <setvbuf+0xc2>
  5547. 80024fc: 4648 mov r0, r9
  5548. 80024fe: f000 fabb bl 8002a78 <malloc>
  5549. 8002502: 4607 mov r7, r0
  5550. 8002504: 2800 cmp r0, #0
  5551. 8002506: d0bc beq.n 8002482 <setvbuf+0xa6>
  5552. 8002508: 89a3 ldrh r3, [r4, #12]
  5553. 800250a: 464d mov r5, r9
  5554. 800250c: f043 0380 orr.w r3, r3, #128 ; 0x80
  5555. 8002510: 81a3 strh r3, [r4, #12]
  5556. 8002512: e7d3 b.n 80024bc <setvbuf+0xe0>
  5557. 8002514: 2000 movs r0, #0
  5558. 8002516: e7b6 b.n 8002486 <setvbuf+0xaa>
  5559. 8002518: 46a9 mov r9, r5
  5560. 800251a: e7f5 b.n 8002508 <setvbuf+0x12c>
  5561. 800251c: 60a0 str r0, [r4, #8]
  5562. 800251e: e7be b.n 800249e <setvbuf+0xc2>
  5563. 8002520: f04f 30ff mov.w r0, #4294967295
  5564. 8002524: e7bb b.n 800249e <setvbuf+0xc2>
  5565. 8002526: bf00 nop
  5566. 8002528: 20000010 .word 0x20000010
  5567. 800252c: 08003534 .word 0x08003534
  5568. 8002530: 08003554 .word 0x08003554
  5569. 8002534: 08003514 .word 0x08003514
  5570. 08002538 <__swbuf_r>:
  5571. 8002538: b5f8 push {r3, r4, r5, r6, r7, lr}
  5572. 800253a: 460e mov r6, r1
  5573. 800253c: 4614 mov r4, r2
  5574. 800253e: 4605 mov r5, r0
  5575. 8002540: b118 cbz r0, 800254a <__swbuf_r+0x12>
  5576. 8002542: 6983 ldr r3, [r0, #24]
  5577. 8002544: b90b cbnz r3, 800254a <__swbuf_r+0x12>
  5578. 8002546: f000 f9a9 bl 800289c <__sinit>
  5579. 800254a: 4b21 ldr r3, [pc, #132] ; (80025d0 <__swbuf_r+0x98>)
  5580. 800254c: 429c cmp r4, r3
  5581. 800254e: d12a bne.n 80025a6 <__swbuf_r+0x6e>
  5582. 8002550: 686c ldr r4, [r5, #4]
  5583. 8002552: 69a3 ldr r3, [r4, #24]
  5584. 8002554: 60a3 str r3, [r4, #8]
  5585. 8002556: 89a3 ldrh r3, [r4, #12]
  5586. 8002558: 071a lsls r2, r3, #28
  5587. 800255a: d52e bpl.n 80025ba <__swbuf_r+0x82>
  5588. 800255c: 6923 ldr r3, [r4, #16]
  5589. 800255e: b363 cbz r3, 80025ba <__swbuf_r+0x82>
  5590. 8002560: 6923 ldr r3, [r4, #16]
  5591. 8002562: 6820 ldr r0, [r4, #0]
  5592. 8002564: b2f6 uxtb r6, r6
  5593. 8002566: 1ac0 subs r0, r0, r3
  5594. 8002568: 6963 ldr r3, [r4, #20]
  5595. 800256a: 4637 mov r7, r6
  5596. 800256c: 4298 cmp r0, r3
  5597. 800256e: db04 blt.n 800257a <__swbuf_r+0x42>
  5598. 8002570: 4621 mov r1, r4
  5599. 8002572: 4628 mov r0, r5
  5600. 8002574: f000 f928 bl 80027c8 <_fflush_r>
  5601. 8002578: bb28 cbnz r0, 80025c6 <__swbuf_r+0x8e>
  5602. 800257a: 68a3 ldr r3, [r4, #8]
  5603. 800257c: 3001 adds r0, #1
  5604. 800257e: 3b01 subs r3, #1
  5605. 8002580: 60a3 str r3, [r4, #8]
  5606. 8002582: 6823 ldr r3, [r4, #0]
  5607. 8002584: 1c5a adds r2, r3, #1
  5608. 8002586: 6022 str r2, [r4, #0]
  5609. 8002588: 701e strb r6, [r3, #0]
  5610. 800258a: 6963 ldr r3, [r4, #20]
  5611. 800258c: 4298 cmp r0, r3
  5612. 800258e: d004 beq.n 800259a <__swbuf_r+0x62>
  5613. 8002590: 89a3 ldrh r3, [r4, #12]
  5614. 8002592: 07db lsls r3, r3, #31
  5615. 8002594: d519 bpl.n 80025ca <__swbuf_r+0x92>
  5616. 8002596: 2e0a cmp r6, #10
  5617. 8002598: d117 bne.n 80025ca <__swbuf_r+0x92>
  5618. 800259a: 4621 mov r1, r4
  5619. 800259c: 4628 mov r0, r5
  5620. 800259e: f000 f913 bl 80027c8 <_fflush_r>
  5621. 80025a2: b190 cbz r0, 80025ca <__swbuf_r+0x92>
  5622. 80025a4: e00f b.n 80025c6 <__swbuf_r+0x8e>
  5623. 80025a6: 4b0b ldr r3, [pc, #44] ; (80025d4 <__swbuf_r+0x9c>)
  5624. 80025a8: 429c cmp r4, r3
  5625. 80025aa: d101 bne.n 80025b0 <__swbuf_r+0x78>
  5626. 80025ac: 68ac ldr r4, [r5, #8]
  5627. 80025ae: e7d0 b.n 8002552 <__swbuf_r+0x1a>
  5628. 80025b0: 4b09 ldr r3, [pc, #36] ; (80025d8 <__swbuf_r+0xa0>)
  5629. 80025b2: 429c cmp r4, r3
  5630. 80025b4: bf08 it eq
  5631. 80025b6: 68ec ldreq r4, [r5, #12]
  5632. 80025b8: e7cb b.n 8002552 <__swbuf_r+0x1a>
  5633. 80025ba: 4621 mov r1, r4
  5634. 80025bc: 4628 mov r0, r5
  5635. 80025be: f000 f80d bl 80025dc <__swsetup_r>
  5636. 80025c2: 2800 cmp r0, #0
  5637. 80025c4: d0cc beq.n 8002560 <__swbuf_r+0x28>
  5638. 80025c6: f04f 37ff mov.w r7, #4294967295
  5639. 80025ca: 4638 mov r0, r7
  5640. 80025cc: bdf8 pop {r3, r4, r5, r6, r7, pc}
  5641. 80025ce: bf00 nop
  5642. 80025d0: 08003534 .word 0x08003534
  5643. 80025d4: 08003554 .word 0x08003554
  5644. 80025d8: 08003514 .word 0x08003514
  5645. 080025dc <__swsetup_r>:
  5646. 80025dc: 4b32 ldr r3, [pc, #200] ; (80026a8 <__swsetup_r+0xcc>)
  5647. 80025de: b570 push {r4, r5, r6, lr}
  5648. 80025e0: 681d ldr r5, [r3, #0]
  5649. 80025e2: 4606 mov r6, r0
  5650. 80025e4: 460c mov r4, r1
  5651. 80025e6: b125 cbz r5, 80025f2 <__swsetup_r+0x16>
  5652. 80025e8: 69ab ldr r3, [r5, #24]
  5653. 80025ea: b913 cbnz r3, 80025f2 <__swsetup_r+0x16>
  5654. 80025ec: 4628 mov r0, r5
  5655. 80025ee: f000 f955 bl 800289c <__sinit>
  5656. 80025f2: 4b2e ldr r3, [pc, #184] ; (80026ac <__swsetup_r+0xd0>)
  5657. 80025f4: 429c cmp r4, r3
  5658. 80025f6: d10f bne.n 8002618 <__swsetup_r+0x3c>
  5659. 80025f8: 686c ldr r4, [r5, #4]
  5660. 80025fa: f9b4 300c ldrsh.w r3, [r4, #12]
  5661. 80025fe: b29a uxth r2, r3
  5662. 8002600: 0715 lsls r5, r2, #28
  5663. 8002602: d42c bmi.n 800265e <__swsetup_r+0x82>
  5664. 8002604: 06d0 lsls r0, r2, #27
  5665. 8002606: d411 bmi.n 800262c <__swsetup_r+0x50>
  5666. 8002608: 2209 movs r2, #9
  5667. 800260a: 6032 str r2, [r6, #0]
  5668. 800260c: f043 0340 orr.w r3, r3, #64 ; 0x40
  5669. 8002610: 81a3 strh r3, [r4, #12]
  5670. 8002612: f04f 30ff mov.w r0, #4294967295
  5671. 8002616: bd70 pop {r4, r5, r6, pc}
  5672. 8002618: 4b25 ldr r3, [pc, #148] ; (80026b0 <__swsetup_r+0xd4>)
  5673. 800261a: 429c cmp r4, r3
  5674. 800261c: d101 bne.n 8002622 <__swsetup_r+0x46>
  5675. 800261e: 68ac ldr r4, [r5, #8]
  5676. 8002620: e7eb b.n 80025fa <__swsetup_r+0x1e>
  5677. 8002622: 4b24 ldr r3, [pc, #144] ; (80026b4 <__swsetup_r+0xd8>)
  5678. 8002624: 429c cmp r4, r3
  5679. 8002626: bf08 it eq
  5680. 8002628: 68ec ldreq r4, [r5, #12]
  5681. 800262a: e7e6 b.n 80025fa <__swsetup_r+0x1e>
  5682. 800262c: 0751 lsls r1, r2, #29
  5683. 800262e: d512 bpl.n 8002656 <__swsetup_r+0x7a>
  5684. 8002630: 6b61 ldr r1, [r4, #52] ; 0x34
  5685. 8002632: b141 cbz r1, 8002646 <__swsetup_r+0x6a>
  5686. 8002634: f104 0344 add.w r3, r4, #68 ; 0x44
  5687. 8002638: 4299 cmp r1, r3
  5688. 800263a: d002 beq.n 8002642 <__swsetup_r+0x66>
  5689. 800263c: 4630 mov r0, r6
  5690. 800263e: f000 fa23 bl 8002a88 <_free_r>
  5691. 8002642: 2300 movs r3, #0
  5692. 8002644: 6363 str r3, [r4, #52] ; 0x34
  5693. 8002646: 89a3 ldrh r3, [r4, #12]
  5694. 8002648: f023 0324 bic.w r3, r3, #36 ; 0x24
  5695. 800264c: 81a3 strh r3, [r4, #12]
  5696. 800264e: 2300 movs r3, #0
  5697. 8002650: 6063 str r3, [r4, #4]
  5698. 8002652: 6923 ldr r3, [r4, #16]
  5699. 8002654: 6023 str r3, [r4, #0]
  5700. 8002656: 89a3 ldrh r3, [r4, #12]
  5701. 8002658: f043 0308 orr.w r3, r3, #8
  5702. 800265c: 81a3 strh r3, [r4, #12]
  5703. 800265e: 6923 ldr r3, [r4, #16]
  5704. 8002660: b94b cbnz r3, 8002676 <__swsetup_r+0x9a>
  5705. 8002662: 89a3 ldrh r3, [r4, #12]
  5706. 8002664: f403 7320 and.w r3, r3, #640 ; 0x280
  5707. 8002668: f5b3 7f00 cmp.w r3, #512 ; 0x200
  5708. 800266c: d003 beq.n 8002676 <__swsetup_r+0x9a>
  5709. 800266e: 4621 mov r1, r4
  5710. 8002670: 4630 mov r0, r6
  5711. 8002672: f000 f9c1 bl 80029f8 <__smakebuf_r>
  5712. 8002676: 89a2 ldrh r2, [r4, #12]
  5713. 8002678: f012 0301 ands.w r3, r2, #1
  5714. 800267c: d00c beq.n 8002698 <__swsetup_r+0xbc>
  5715. 800267e: 2300 movs r3, #0
  5716. 8002680: 60a3 str r3, [r4, #8]
  5717. 8002682: 6963 ldr r3, [r4, #20]
  5718. 8002684: 425b negs r3, r3
  5719. 8002686: 61a3 str r3, [r4, #24]
  5720. 8002688: 6923 ldr r3, [r4, #16]
  5721. 800268a: b953 cbnz r3, 80026a2 <__swsetup_r+0xc6>
  5722. 800268c: f9b4 300c ldrsh.w r3, [r4, #12]
  5723. 8002690: f013 0080 ands.w r0, r3, #128 ; 0x80
  5724. 8002694: d1ba bne.n 800260c <__swsetup_r+0x30>
  5725. 8002696: bd70 pop {r4, r5, r6, pc}
  5726. 8002698: 0792 lsls r2, r2, #30
  5727. 800269a: bf58 it pl
  5728. 800269c: 6963 ldrpl r3, [r4, #20]
  5729. 800269e: 60a3 str r3, [r4, #8]
  5730. 80026a0: e7f2 b.n 8002688 <__swsetup_r+0xac>
  5731. 80026a2: 2000 movs r0, #0
  5732. 80026a4: e7f7 b.n 8002696 <__swsetup_r+0xba>
  5733. 80026a6: bf00 nop
  5734. 80026a8: 20000010 .word 0x20000010
  5735. 80026ac: 08003534 .word 0x08003534
  5736. 80026b0: 08003554 .word 0x08003554
  5737. 80026b4: 08003514 .word 0x08003514
  5738. 080026b8 <__sflush_r>:
  5739. 80026b8: 898a ldrh r2, [r1, #12]
  5740. 80026ba: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
  5741. 80026be: 4605 mov r5, r0
  5742. 80026c0: 0710 lsls r0, r2, #28
  5743. 80026c2: 460c mov r4, r1
  5744. 80026c4: d45a bmi.n 800277c <__sflush_r+0xc4>
  5745. 80026c6: 684b ldr r3, [r1, #4]
  5746. 80026c8: 2b00 cmp r3, #0
  5747. 80026ca: dc05 bgt.n 80026d8 <__sflush_r+0x20>
  5748. 80026cc: 6c0b ldr r3, [r1, #64] ; 0x40
  5749. 80026ce: 2b00 cmp r3, #0
  5750. 80026d0: dc02 bgt.n 80026d8 <__sflush_r+0x20>
  5751. 80026d2: 2000 movs r0, #0
  5752. 80026d4: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  5753. 80026d8: 6ae6 ldr r6, [r4, #44] ; 0x2c
  5754. 80026da: 2e00 cmp r6, #0
  5755. 80026dc: d0f9 beq.n 80026d2 <__sflush_r+0x1a>
  5756. 80026de: 2300 movs r3, #0
  5757. 80026e0: f412 5280 ands.w r2, r2, #4096 ; 0x1000
  5758. 80026e4: 682f ldr r7, [r5, #0]
  5759. 80026e6: 602b str r3, [r5, #0]
  5760. 80026e8: d033 beq.n 8002752 <__sflush_r+0x9a>
  5761. 80026ea: 6d60 ldr r0, [r4, #84] ; 0x54
  5762. 80026ec: 89a3 ldrh r3, [r4, #12]
  5763. 80026ee: 075a lsls r2, r3, #29
  5764. 80026f0: d505 bpl.n 80026fe <__sflush_r+0x46>
  5765. 80026f2: 6863 ldr r3, [r4, #4]
  5766. 80026f4: 1ac0 subs r0, r0, r3
  5767. 80026f6: 6b63 ldr r3, [r4, #52] ; 0x34
  5768. 80026f8: b10b cbz r3, 80026fe <__sflush_r+0x46>
  5769. 80026fa: 6c23 ldr r3, [r4, #64] ; 0x40
  5770. 80026fc: 1ac0 subs r0, r0, r3
  5771. 80026fe: 2300 movs r3, #0
  5772. 8002700: 4602 mov r2, r0
  5773. 8002702: 6ae6 ldr r6, [r4, #44] ; 0x2c
  5774. 8002704: 6a21 ldr r1, [r4, #32]
  5775. 8002706: 4628 mov r0, r5
  5776. 8002708: 47b0 blx r6
  5777. 800270a: 1c43 adds r3, r0, #1
  5778. 800270c: 89a3 ldrh r3, [r4, #12]
  5779. 800270e: d106 bne.n 800271e <__sflush_r+0x66>
  5780. 8002710: 6829 ldr r1, [r5, #0]
  5781. 8002712: 291d cmp r1, #29
  5782. 8002714: d84b bhi.n 80027ae <__sflush_r+0xf6>
  5783. 8002716: 4a2b ldr r2, [pc, #172] ; (80027c4 <__sflush_r+0x10c>)
  5784. 8002718: 40ca lsrs r2, r1
  5785. 800271a: 07d6 lsls r6, r2, #31
  5786. 800271c: d547 bpl.n 80027ae <__sflush_r+0xf6>
  5787. 800271e: 2200 movs r2, #0
  5788. 8002720: 6062 str r2, [r4, #4]
  5789. 8002722: 6922 ldr r2, [r4, #16]
  5790. 8002724: 04d9 lsls r1, r3, #19
  5791. 8002726: 6022 str r2, [r4, #0]
  5792. 8002728: d504 bpl.n 8002734 <__sflush_r+0x7c>
  5793. 800272a: 1c42 adds r2, r0, #1
  5794. 800272c: d101 bne.n 8002732 <__sflush_r+0x7a>
  5795. 800272e: 682b ldr r3, [r5, #0]
  5796. 8002730: b903 cbnz r3, 8002734 <__sflush_r+0x7c>
  5797. 8002732: 6560 str r0, [r4, #84] ; 0x54
  5798. 8002734: 6b61 ldr r1, [r4, #52] ; 0x34
  5799. 8002736: 602f str r7, [r5, #0]
  5800. 8002738: 2900 cmp r1, #0
  5801. 800273a: d0ca beq.n 80026d2 <__sflush_r+0x1a>
  5802. 800273c: f104 0344 add.w r3, r4, #68 ; 0x44
  5803. 8002740: 4299 cmp r1, r3
  5804. 8002742: d002 beq.n 800274a <__sflush_r+0x92>
  5805. 8002744: 4628 mov r0, r5
  5806. 8002746: f000 f99f bl 8002a88 <_free_r>
  5807. 800274a: 2000 movs r0, #0
  5808. 800274c: 6360 str r0, [r4, #52] ; 0x34
  5809. 800274e: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  5810. 8002752: 6a21 ldr r1, [r4, #32]
  5811. 8002754: 2301 movs r3, #1
  5812. 8002756: 4628 mov r0, r5
  5813. 8002758: 47b0 blx r6
  5814. 800275a: 1c41 adds r1, r0, #1
  5815. 800275c: d1c6 bne.n 80026ec <__sflush_r+0x34>
  5816. 800275e: 682b ldr r3, [r5, #0]
  5817. 8002760: 2b00 cmp r3, #0
  5818. 8002762: d0c3 beq.n 80026ec <__sflush_r+0x34>
  5819. 8002764: 2b1d cmp r3, #29
  5820. 8002766: d001 beq.n 800276c <__sflush_r+0xb4>
  5821. 8002768: 2b16 cmp r3, #22
  5822. 800276a: d101 bne.n 8002770 <__sflush_r+0xb8>
  5823. 800276c: 602f str r7, [r5, #0]
  5824. 800276e: e7b0 b.n 80026d2 <__sflush_r+0x1a>
  5825. 8002770: 89a3 ldrh r3, [r4, #12]
  5826. 8002772: f043 0340 orr.w r3, r3, #64 ; 0x40
  5827. 8002776: 81a3 strh r3, [r4, #12]
  5828. 8002778: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  5829. 800277c: 690f ldr r7, [r1, #16]
  5830. 800277e: 2f00 cmp r7, #0
  5831. 8002780: d0a7 beq.n 80026d2 <__sflush_r+0x1a>
  5832. 8002782: 0793 lsls r3, r2, #30
  5833. 8002784: bf18 it ne
  5834. 8002786: 2300 movne r3, #0
  5835. 8002788: 680e ldr r6, [r1, #0]
  5836. 800278a: bf08 it eq
  5837. 800278c: 694b ldreq r3, [r1, #20]
  5838. 800278e: eba6 0807 sub.w r8, r6, r7
  5839. 8002792: 600f str r7, [r1, #0]
  5840. 8002794: 608b str r3, [r1, #8]
  5841. 8002796: f1b8 0f00 cmp.w r8, #0
  5842. 800279a: dd9a ble.n 80026d2 <__sflush_r+0x1a>
  5843. 800279c: 4643 mov r3, r8
  5844. 800279e: 463a mov r2, r7
  5845. 80027a0: 6a21 ldr r1, [r4, #32]
  5846. 80027a2: 4628 mov r0, r5
  5847. 80027a4: 6aa6 ldr r6, [r4, #40] ; 0x28
  5848. 80027a6: 47b0 blx r6
  5849. 80027a8: 2800 cmp r0, #0
  5850. 80027aa: dc07 bgt.n 80027bc <__sflush_r+0x104>
  5851. 80027ac: 89a3 ldrh r3, [r4, #12]
  5852. 80027ae: f043 0340 orr.w r3, r3, #64 ; 0x40
  5853. 80027b2: 81a3 strh r3, [r4, #12]
  5854. 80027b4: f04f 30ff mov.w r0, #4294967295
  5855. 80027b8: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  5856. 80027bc: 4407 add r7, r0
  5857. 80027be: eba8 0800 sub.w r8, r8, r0
  5858. 80027c2: e7e8 b.n 8002796 <__sflush_r+0xde>
  5859. 80027c4: 20400001 .word 0x20400001
  5860. 080027c8 <_fflush_r>:
  5861. 80027c8: b538 push {r3, r4, r5, lr}
  5862. 80027ca: 690b ldr r3, [r1, #16]
  5863. 80027cc: 4605 mov r5, r0
  5864. 80027ce: 460c mov r4, r1
  5865. 80027d0: b1db cbz r3, 800280a <_fflush_r+0x42>
  5866. 80027d2: b118 cbz r0, 80027dc <_fflush_r+0x14>
  5867. 80027d4: 6983 ldr r3, [r0, #24]
  5868. 80027d6: b90b cbnz r3, 80027dc <_fflush_r+0x14>
  5869. 80027d8: f000 f860 bl 800289c <__sinit>
  5870. 80027dc: 4b0c ldr r3, [pc, #48] ; (8002810 <_fflush_r+0x48>)
  5871. 80027de: 429c cmp r4, r3
  5872. 80027e0: d109 bne.n 80027f6 <_fflush_r+0x2e>
  5873. 80027e2: 686c ldr r4, [r5, #4]
  5874. 80027e4: f9b4 300c ldrsh.w r3, [r4, #12]
  5875. 80027e8: b17b cbz r3, 800280a <_fflush_r+0x42>
  5876. 80027ea: 4621 mov r1, r4
  5877. 80027ec: 4628 mov r0, r5
  5878. 80027ee: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr}
  5879. 80027f2: f7ff bf61 b.w 80026b8 <__sflush_r>
  5880. 80027f6: 4b07 ldr r3, [pc, #28] ; (8002814 <_fflush_r+0x4c>)
  5881. 80027f8: 429c cmp r4, r3
  5882. 80027fa: d101 bne.n 8002800 <_fflush_r+0x38>
  5883. 80027fc: 68ac ldr r4, [r5, #8]
  5884. 80027fe: e7f1 b.n 80027e4 <_fflush_r+0x1c>
  5885. 8002800: 4b05 ldr r3, [pc, #20] ; (8002818 <_fflush_r+0x50>)
  5886. 8002802: 429c cmp r4, r3
  5887. 8002804: bf08 it eq
  5888. 8002806: 68ec ldreq r4, [r5, #12]
  5889. 8002808: e7ec b.n 80027e4 <_fflush_r+0x1c>
  5890. 800280a: 2000 movs r0, #0
  5891. 800280c: bd38 pop {r3, r4, r5, pc}
  5892. 800280e: bf00 nop
  5893. 8002810: 08003534 .word 0x08003534
  5894. 8002814: 08003554 .word 0x08003554
  5895. 8002818: 08003514 .word 0x08003514
  5896. 0800281c <_cleanup_r>:
  5897. 800281c: 4901 ldr r1, [pc, #4] ; (8002824 <_cleanup_r+0x8>)
  5898. 800281e: f000 b8a9 b.w 8002974 <_fwalk_reent>
  5899. 8002822: bf00 nop
  5900. 8002824: 080027c9 .word 0x080027c9
  5901. 08002828 <std.isra.0>:
  5902. 8002828: 2300 movs r3, #0
  5903. 800282a: b510 push {r4, lr}
  5904. 800282c: 4604 mov r4, r0
  5905. 800282e: 6003 str r3, [r0, #0]
  5906. 8002830: 6043 str r3, [r0, #4]
  5907. 8002832: 6083 str r3, [r0, #8]
  5908. 8002834: 8181 strh r1, [r0, #12]
  5909. 8002836: 6643 str r3, [r0, #100] ; 0x64
  5910. 8002838: 81c2 strh r2, [r0, #14]
  5911. 800283a: 6103 str r3, [r0, #16]
  5912. 800283c: 6143 str r3, [r0, #20]
  5913. 800283e: 6183 str r3, [r0, #24]
  5914. 8002840: 4619 mov r1, r3
  5915. 8002842: 2208 movs r2, #8
  5916. 8002844: 305c adds r0, #92 ; 0x5c
  5917. 8002846: f7ff fd28 bl 800229a <memset>
  5918. 800284a: 4b05 ldr r3, [pc, #20] ; (8002860 <std.isra.0+0x38>)
  5919. 800284c: 6224 str r4, [r4, #32]
  5920. 800284e: 6263 str r3, [r4, #36] ; 0x24
  5921. 8002850: 4b04 ldr r3, [pc, #16] ; (8002864 <std.isra.0+0x3c>)
  5922. 8002852: 62a3 str r3, [r4, #40] ; 0x28
  5923. 8002854: 4b04 ldr r3, [pc, #16] ; (8002868 <std.isra.0+0x40>)
  5924. 8002856: 62e3 str r3, [r4, #44] ; 0x2c
  5925. 8002858: 4b04 ldr r3, [pc, #16] ; (800286c <std.isra.0+0x44>)
  5926. 800285a: 6323 str r3, [r4, #48] ; 0x30
  5927. 800285c: bd10 pop {r4, pc}
  5928. 800285e: bf00 nop
  5929. 8002860: 08003215 .word 0x08003215
  5930. 8002864: 08003237 .word 0x08003237
  5931. 8002868: 0800326f .word 0x0800326f
  5932. 800286c: 08003293 .word 0x08003293
  5933. 08002870 <__sfmoreglue>:
  5934. 8002870: b570 push {r4, r5, r6, lr}
  5935. 8002872: 2568 movs r5, #104 ; 0x68
  5936. 8002874: 1e4a subs r2, r1, #1
  5937. 8002876: 4355 muls r5, r2
  5938. 8002878: 460e mov r6, r1
  5939. 800287a: f105 0174 add.w r1, r5, #116 ; 0x74
  5940. 800287e: f000 f94f bl 8002b20 <_malloc_r>
  5941. 8002882: 4604 mov r4, r0
  5942. 8002884: b140 cbz r0, 8002898 <__sfmoreglue+0x28>
  5943. 8002886: 2100 movs r1, #0
  5944. 8002888: e880 0042 stmia.w r0, {r1, r6}
  5945. 800288c: 300c adds r0, #12
  5946. 800288e: 60a0 str r0, [r4, #8]
  5947. 8002890: f105 0268 add.w r2, r5, #104 ; 0x68
  5948. 8002894: f7ff fd01 bl 800229a <memset>
  5949. 8002898: 4620 mov r0, r4
  5950. 800289a: bd70 pop {r4, r5, r6, pc}
  5951. 0800289c <__sinit>:
  5952. 800289c: 6983 ldr r3, [r0, #24]
  5953. 800289e: b510 push {r4, lr}
  5954. 80028a0: 4604 mov r4, r0
  5955. 80028a2: bb33 cbnz r3, 80028f2 <__sinit+0x56>
  5956. 80028a4: 6483 str r3, [r0, #72] ; 0x48
  5957. 80028a6: 64c3 str r3, [r0, #76] ; 0x4c
  5958. 80028a8: 6503 str r3, [r0, #80] ; 0x50
  5959. 80028aa: 4b12 ldr r3, [pc, #72] ; (80028f4 <__sinit+0x58>)
  5960. 80028ac: 4a12 ldr r2, [pc, #72] ; (80028f8 <__sinit+0x5c>)
  5961. 80028ae: 681b ldr r3, [r3, #0]
  5962. 80028b0: 6282 str r2, [r0, #40] ; 0x28
  5963. 80028b2: 4298 cmp r0, r3
  5964. 80028b4: bf04 itt eq
  5965. 80028b6: 2301 moveq r3, #1
  5966. 80028b8: 6183 streq r3, [r0, #24]
  5967. 80028ba: f000 f81f bl 80028fc <__sfp>
  5968. 80028be: 6060 str r0, [r4, #4]
  5969. 80028c0: 4620 mov r0, r4
  5970. 80028c2: f000 f81b bl 80028fc <__sfp>
  5971. 80028c6: 60a0 str r0, [r4, #8]
  5972. 80028c8: 4620 mov r0, r4
  5973. 80028ca: f000 f817 bl 80028fc <__sfp>
  5974. 80028ce: 2200 movs r2, #0
  5975. 80028d0: 60e0 str r0, [r4, #12]
  5976. 80028d2: 2104 movs r1, #4
  5977. 80028d4: 6860 ldr r0, [r4, #4]
  5978. 80028d6: f7ff ffa7 bl 8002828 <std.isra.0>
  5979. 80028da: 2201 movs r2, #1
  5980. 80028dc: 2109 movs r1, #9
  5981. 80028de: 68a0 ldr r0, [r4, #8]
  5982. 80028e0: f7ff ffa2 bl 8002828 <std.isra.0>
  5983. 80028e4: 2202 movs r2, #2
  5984. 80028e6: 2112 movs r1, #18
  5985. 80028e8: 68e0 ldr r0, [r4, #12]
  5986. 80028ea: f7ff ff9d bl 8002828 <std.isra.0>
  5987. 80028ee: 2301 movs r3, #1
  5988. 80028f0: 61a3 str r3, [r4, #24]
  5989. 80028f2: bd10 pop {r4, pc}
  5990. 80028f4: 08003510 .word 0x08003510
  5991. 80028f8: 0800281d .word 0x0800281d
  5992. 080028fc <__sfp>:
  5993. 80028fc: b5f8 push {r3, r4, r5, r6, r7, lr}
  5994. 80028fe: 4b1c ldr r3, [pc, #112] ; (8002970 <__sfp+0x74>)
  5995. 8002900: 4607 mov r7, r0
  5996. 8002902: 681e ldr r6, [r3, #0]
  5997. 8002904: 69b3 ldr r3, [r6, #24]
  5998. 8002906: b913 cbnz r3, 800290e <__sfp+0x12>
  5999. 8002908: 4630 mov r0, r6
  6000. 800290a: f7ff ffc7 bl 800289c <__sinit>
  6001. 800290e: 3648 adds r6, #72 ; 0x48
  6002. 8002910: 68b4 ldr r4, [r6, #8]
  6003. 8002912: 6873 ldr r3, [r6, #4]
  6004. 8002914: 3b01 subs r3, #1
  6005. 8002916: d503 bpl.n 8002920 <__sfp+0x24>
  6006. 8002918: 6833 ldr r3, [r6, #0]
  6007. 800291a: b133 cbz r3, 800292a <__sfp+0x2e>
  6008. 800291c: 6836 ldr r6, [r6, #0]
  6009. 800291e: e7f7 b.n 8002910 <__sfp+0x14>
  6010. 8002920: f9b4 500c ldrsh.w r5, [r4, #12]
  6011. 8002924: b16d cbz r5, 8002942 <__sfp+0x46>
  6012. 8002926: 3468 adds r4, #104 ; 0x68
  6013. 8002928: e7f4 b.n 8002914 <__sfp+0x18>
  6014. 800292a: 2104 movs r1, #4
  6015. 800292c: 4638 mov r0, r7
  6016. 800292e: f7ff ff9f bl 8002870 <__sfmoreglue>
  6017. 8002932: 6030 str r0, [r6, #0]
  6018. 8002934: 2800 cmp r0, #0
  6019. 8002936: d1f1 bne.n 800291c <__sfp+0x20>
  6020. 8002938: 230c movs r3, #12
  6021. 800293a: 4604 mov r4, r0
  6022. 800293c: 603b str r3, [r7, #0]
  6023. 800293e: 4620 mov r0, r4
  6024. 8002940: bdf8 pop {r3, r4, r5, r6, r7, pc}
  6025. 8002942: f64f 73ff movw r3, #65535 ; 0xffff
  6026. 8002946: 81e3 strh r3, [r4, #14]
  6027. 8002948: 2301 movs r3, #1
  6028. 800294a: 6665 str r5, [r4, #100] ; 0x64
  6029. 800294c: 81a3 strh r3, [r4, #12]
  6030. 800294e: 6025 str r5, [r4, #0]
  6031. 8002950: 60a5 str r5, [r4, #8]
  6032. 8002952: 6065 str r5, [r4, #4]
  6033. 8002954: 6125 str r5, [r4, #16]
  6034. 8002956: 6165 str r5, [r4, #20]
  6035. 8002958: 61a5 str r5, [r4, #24]
  6036. 800295a: 2208 movs r2, #8
  6037. 800295c: 4629 mov r1, r5
  6038. 800295e: f104 005c add.w r0, r4, #92 ; 0x5c
  6039. 8002962: f7ff fc9a bl 800229a <memset>
  6040. 8002966: 6365 str r5, [r4, #52] ; 0x34
  6041. 8002968: 63a5 str r5, [r4, #56] ; 0x38
  6042. 800296a: 64a5 str r5, [r4, #72] ; 0x48
  6043. 800296c: 64e5 str r5, [r4, #76] ; 0x4c
  6044. 800296e: e7e6 b.n 800293e <__sfp+0x42>
  6045. 8002970: 08003510 .word 0x08003510
  6046. 08002974 <_fwalk_reent>:
  6047. 8002974: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  6048. 8002978: 4680 mov r8, r0
  6049. 800297a: 4689 mov r9, r1
  6050. 800297c: 2600 movs r6, #0
  6051. 800297e: f100 0448 add.w r4, r0, #72 ; 0x48
  6052. 8002982: b914 cbnz r4, 800298a <_fwalk_reent+0x16>
  6053. 8002984: 4630 mov r0, r6
  6054. 8002986: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  6055. 800298a: 68a5 ldr r5, [r4, #8]
  6056. 800298c: 6867 ldr r7, [r4, #4]
  6057. 800298e: 3f01 subs r7, #1
  6058. 8002990: d501 bpl.n 8002996 <_fwalk_reent+0x22>
  6059. 8002992: 6824 ldr r4, [r4, #0]
  6060. 8002994: e7f5 b.n 8002982 <_fwalk_reent+0xe>
  6061. 8002996: 89ab ldrh r3, [r5, #12]
  6062. 8002998: 2b01 cmp r3, #1
  6063. 800299a: d907 bls.n 80029ac <_fwalk_reent+0x38>
  6064. 800299c: f9b5 300e ldrsh.w r3, [r5, #14]
  6065. 80029a0: 3301 adds r3, #1
  6066. 80029a2: d003 beq.n 80029ac <_fwalk_reent+0x38>
  6067. 80029a4: 4629 mov r1, r5
  6068. 80029a6: 4640 mov r0, r8
  6069. 80029a8: 47c8 blx r9
  6070. 80029aa: 4306 orrs r6, r0
  6071. 80029ac: 3568 adds r5, #104 ; 0x68
  6072. 80029ae: e7ee b.n 800298e <_fwalk_reent+0x1a>
  6073. 080029b0 <__swhatbuf_r>:
  6074. 80029b0: b570 push {r4, r5, r6, lr}
  6075. 80029b2: 460e mov r6, r1
  6076. 80029b4: f9b1 100e ldrsh.w r1, [r1, #14]
  6077. 80029b8: b090 sub sp, #64 ; 0x40
  6078. 80029ba: 2900 cmp r1, #0
  6079. 80029bc: 4614 mov r4, r2
  6080. 80029be: 461d mov r5, r3
  6081. 80029c0: da07 bge.n 80029d2 <__swhatbuf_r+0x22>
  6082. 80029c2: 2300 movs r3, #0
  6083. 80029c4: 602b str r3, [r5, #0]
  6084. 80029c6: 89b3 ldrh r3, [r6, #12]
  6085. 80029c8: 061a lsls r2, r3, #24
  6086. 80029ca: d410 bmi.n 80029ee <__swhatbuf_r+0x3e>
  6087. 80029cc: f44f 6380 mov.w r3, #1024 ; 0x400
  6088. 80029d0: e00e b.n 80029f0 <__swhatbuf_r+0x40>
  6089. 80029d2: aa01 add r2, sp, #4
  6090. 80029d4: f000 fc84 bl 80032e0 <_fstat_r>
  6091. 80029d8: 2800 cmp r0, #0
  6092. 80029da: dbf2 blt.n 80029c2 <__swhatbuf_r+0x12>
  6093. 80029dc: 9a02 ldr r2, [sp, #8]
  6094. 80029de: f402 4270 and.w r2, r2, #61440 ; 0xf000
  6095. 80029e2: f5a2 5300 sub.w r3, r2, #8192 ; 0x2000
  6096. 80029e6: 425a negs r2, r3
  6097. 80029e8: 415a adcs r2, r3
  6098. 80029ea: 602a str r2, [r5, #0]
  6099. 80029ec: e7ee b.n 80029cc <__swhatbuf_r+0x1c>
  6100. 80029ee: 2340 movs r3, #64 ; 0x40
  6101. 80029f0: 2000 movs r0, #0
  6102. 80029f2: 6023 str r3, [r4, #0]
  6103. 80029f4: b010 add sp, #64 ; 0x40
  6104. 80029f6: bd70 pop {r4, r5, r6, pc}
  6105. 080029f8 <__smakebuf_r>:
  6106. 80029f8: 898b ldrh r3, [r1, #12]
  6107. 80029fa: b573 push {r0, r1, r4, r5, r6, lr}
  6108. 80029fc: 079d lsls r5, r3, #30
  6109. 80029fe: 4606 mov r6, r0
  6110. 8002a00: 460c mov r4, r1
  6111. 8002a02: d507 bpl.n 8002a14 <__smakebuf_r+0x1c>
  6112. 8002a04: f104 0347 add.w r3, r4, #71 ; 0x47
  6113. 8002a08: 6023 str r3, [r4, #0]
  6114. 8002a0a: 6123 str r3, [r4, #16]
  6115. 8002a0c: 2301 movs r3, #1
  6116. 8002a0e: 6163 str r3, [r4, #20]
  6117. 8002a10: b002 add sp, #8
  6118. 8002a12: bd70 pop {r4, r5, r6, pc}
  6119. 8002a14: ab01 add r3, sp, #4
  6120. 8002a16: 466a mov r2, sp
  6121. 8002a18: f7ff ffca bl 80029b0 <__swhatbuf_r>
  6122. 8002a1c: 9900 ldr r1, [sp, #0]
  6123. 8002a1e: 4605 mov r5, r0
  6124. 8002a20: 4630 mov r0, r6
  6125. 8002a22: f000 f87d bl 8002b20 <_malloc_r>
  6126. 8002a26: b948 cbnz r0, 8002a3c <__smakebuf_r+0x44>
  6127. 8002a28: f9b4 300c ldrsh.w r3, [r4, #12]
  6128. 8002a2c: 059a lsls r2, r3, #22
  6129. 8002a2e: d4ef bmi.n 8002a10 <__smakebuf_r+0x18>
  6130. 8002a30: f023 0303 bic.w r3, r3, #3
  6131. 8002a34: f043 0302 orr.w r3, r3, #2
  6132. 8002a38: 81a3 strh r3, [r4, #12]
  6133. 8002a3a: e7e3 b.n 8002a04 <__smakebuf_r+0xc>
  6134. 8002a3c: 4b0d ldr r3, [pc, #52] ; (8002a74 <__smakebuf_r+0x7c>)
  6135. 8002a3e: 62b3 str r3, [r6, #40] ; 0x28
  6136. 8002a40: 89a3 ldrh r3, [r4, #12]
  6137. 8002a42: 6020 str r0, [r4, #0]
  6138. 8002a44: f043 0380 orr.w r3, r3, #128 ; 0x80
  6139. 8002a48: 81a3 strh r3, [r4, #12]
  6140. 8002a4a: 9b00 ldr r3, [sp, #0]
  6141. 8002a4c: 6120 str r0, [r4, #16]
  6142. 8002a4e: 6163 str r3, [r4, #20]
  6143. 8002a50: 9b01 ldr r3, [sp, #4]
  6144. 8002a52: b15b cbz r3, 8002a6c <__smakebuf_r+0x74>
  6145. 8002a54: f9b4 100e ldrsh.w r1, [r4, #14]
  6146. 8002a58: 4630 mov r0, r6
  6147. 8002a5a: f000 fc53 bl 8003304 <_isatty_r>
  6148. 8002a5e: b128 cbz r0, 8002a6c <__smakebuf_r+0x74>
  6149. 8002a60: 89a3 ldrh r3, [r4, #12]
  6150. 8002a62: f023 0303 bic.w r3, r3, #3
  6151. 8002a66: f043 0301 orr.w r3, r3, #1
  6152. 8002a6a: 81a3 strh r3, [r4, #12]
  6153. 8002a6c: 89a3 ldrh r3, [r4, #12]
  6154. 8002a6e: 431d orrs r5, r3
  6155. 8002a70: 81a5 strh r5, [r4, #12]
  6156. 8002a72: e7cd b.n 8002a10 <__smakebuf_r+0x18>
  6157. 8002a74: 0800281d .word 0x0800281d
  6158. 08002a78 <malloc>:
  6159. 8002a78: 4b02 ldr r3, [pc, #8] ; (8002a84 <malloc+0xc>)
  6160. 8002a7a: 4601 mov r1, r0
  6161. 8002a7c: 6818 ldr r0, [r3, #0]
  6162. 8002a7e: f000 b84f b.w 8002b20 <_malloc_r>
  6163. 8002a82: bf00 nop
  6164. 8002a84: 20000010 .word 0x20000010
  6165. 08002a88 <_free_r>:
  6166. 8002a88: b538 push {r3, r4, r5, lr}
  6167. 8002a8a: 4605 mov r5, r0
  6168. 8002a8c: 2900 cmp r1, #0
  6169. 8002a8e: d043 beq.n 8002b18 <_free_r+0x90>
  6170. 8002a90: f851 3c04 ldr.w r3, [r1, #-4]
  6171. 8002a94: 1f0c subs r4, r1, #4
  6172. 8002a96: 2b00 cmp r3, #0
  6173. 8002a98: bfb8 it lt
  6174. 8002a9a: 18e4 addlt r4, r4, r3
  6175. 8002a9c: f000 fc62 bl 8003364 <__malloc_lock>
  6176. 8002aa0: 4a1e ldr r2, [pc, #120] ; (8002b1c <_free_r+0x94>)
  6177. 8002aa2: 6813 ldr r3, [r2, #0]
  6178. 8002aa4: 4610 mov r0, r2
  6179. 8002aa6: b933 cbnz r3, 8002ab6 <_free_r+0x2e>
  6180. 8002aa8: 6063 str r3, [r4, #4]
  6181. 8002aaa: 6014 str r4, [r2, #0]
  6182. 8002aac: 4628 mov r0, r5
  6183. 8002aae: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr}
  6184. 8002ab2: f000 bc58 b.w 8003366 <__malloc_unlock>
  6185. 8002ab6: 42a3 cmp r3, r4
  6186. 8002ab8: d90b bls.n 8002ad2 <_free_r+0x4a>
  6187. 8002aba: 6821 ldr r1, [r4, #0]
  6188. 8002abc: 1862 adds r2, r4, r1
  6189. 8002abe: 4293 cmp r3, r2
  6190. 8002ac0: bf01 itttt eq
  6191. 8002ac2: 681a ldreq r2, [r3, #0]
  6192. 8002ac4: 685b ldreq r3, [r3, #4]
  6193. 8002ac6: 1852 addeq r2, r2, r1
  6194. 8002ac8: 6022 streq r2, [r4, #0]
  6195. 8002aca: 6063 str r3, [r4, #4]
  6196. 8002acc: 6004 str r4, [r0, #0]
  6197. 8002ace: e7ed b.n 8002aac <_free_r+0x24>
  6198. 8002ad0: 4613 mov r3, r2
  6199. 8002ad2: 685a ldr r2, [r3, #4]
  6200. 8002ad4: b10a cbz r2, 8002ada <_free_r+0x52>
  6201. 8002ad6: 42a2 cmp r2, r4
  6202. 8002ad8: d9fa bls.n 8002ad0 <_free_r+0x48>
  6203. 8002ada: 6819 ldr r1, [r3, #0]
  6204. 8002adc: 1858 adds r0, r3, r1
  6205. 8002ade: 42a0 cmp r0, r4
  6206. 8002ae0: d10b bne.n 8002afa <_free_r+0x72>
  6207. 8002ae2: 6820 ldr r0, [r4, #0]
  6208. 8002ae4: 4401 add r1, r0
  6209. 8002ae6: 1858 adds r0, r3, r1
  6210. 8002ae8: 4282 cmp r2, r0
  6211. 8002aea: 6019 str r1, [r3, #0]
  6212. 8002aec: d1de bne.n 8002aac <_free_r+0x24>
  6213. 8002aee: 6810 ldr r0, [r2, #0]
  6214. 8002af0: 6852 ldr r2, [r2, #4]
  6215. 8002af2: 4401 add r1, r0
  6216. 8002af4: 6019 str r1, [r3, #0]
  6217. 8002af6: 605a str r2, [r3, #4]
  6218. 8002af8: e7d8 b.n 8002aac <_free_r+0x24>
  6219. 8002afa: d902 bls.n 8002b02 <_free_r+0x7a>
  6220. 8002afc: 230c movs r3, #12
  6221. 8002afe: 602b str r3, [r5, #0]
  6222. 8002b00: e7d4 b.n 8002aac <_free_r+0x24>
  6223. 8002b02: 6820 ldr r0, [r4, #0]
  6224. 8002b04: 1821 adds r1, r4, r0
  6225. 8002b06: 428a cmp r2, r1
  6226. 8002b08: bf01 itttt eq
  6227. 8002b0a: 6811 ldreq r1, [r2, #0]
  6228. 8002b0c: 6852 ldreq r2, [r2, #4]
  6229. 8002b0e: 1809 addeq r1, r1, r0
  6230. 8002b10: 6021 streq r1, [r4, #0]
  6231. 8002b12: 6062 str r2, [r4, #4]
  6232. 8002b14: 605c str r4, [r3, #4]
  6233. 8002b16: e7c9 b.n 8002aac <_free_r+0x24>
  6234. 8002b18: bd38 pop {r3, r4, r5, pc}
  6235. 8002b1a: bf00 nop
  6236. 8002b1c: 2000017c .word 0x2000017c
  6237. 08002b20 <_malloc_r>:
  6238. 8002b20: b570 push {r4, r5, r6, lr}
  6239. 8002b22: 1ccd adds r5, r1, #3
  6240. 8002b24: f025 0503 bic.w r5, r5, #3
  6241. 8002b28: 3508 adds r5, #8
  6242. 8002b2a: 2d0c cmp r5, #12
  6243. 8002b2c: bf38 it cc
  6244. 8002b2e: 250c movcc r5, #12
  6245. 8002b30: 2d00 cmp r5, #0
  6246. 8002b32: 4606 mov r6, r0
  6247. 8002b34: db01 blt.n 8002b3a <_malloc_r+0x1a>
  6248. 8002b36: 42a9 cmp r1, r5
  6249. 8002b38: d903 bls.n 8002b42 <_malloc_r+0x22>
  6250. 8002b3a: 230c movs r3, #12
  6251. 8002b3c: 6033 str r3, [r6, #0]
  6252. 8002b3e: 2000 movs r0, #0
  6253. 8002b40: bd70 pop {r4, r5, r6, pc}
  6254. 8002b42: f000 fc0f bl 8003364 <__malloc_lock>
  6255. 8002b46: 4a23 ldr r2, [pc, #140] ; (8002bd4 <_malloc_r+0xb4>)
  6256. 8002b48: 6814 ldr r4, [r2, #0]
  6257. 8002b4a: 4621 mov r1, r4
  6258. 8002b4c: b991 cbnz r1, 8002b74 <_malloc_r+0x54>
  6259. 8002b4e: 4c22 ldr r4, [pc, #136] ; (8002bd8 <_malloc_r+0xb8>)
  6260. 8002b50: 6823 ldr r3, [r4, #0]
  6261. 8002b52: b91b cbnz r3, 8002b5c <_malloc_r+0x3c>
  6262. 8002b54: 4630 mov r0, r6
  6263. 8002b56: f000 fb4d bl 80031f4 <_sbrk_r>
  6264. 8002b5a: 6020 str r0, [r4, #0]
  6265. 8002b5c: 4629 mov r1, r5
  6266. 8002b5e: 4630 mov r0, r6
  6267. 8002b60: f000 fb48 bl 80031f4 <_sbrk_r>
  6268. 8002b64: 1c43 adds r3, r0, #1
  6269. 8002b66: d126 bne.n 8002bb6 <_malloc_r+0x96>
  6270. 8002b68: 230c movs r3, #12
  6271. 8002b6a: 4630 mov r0, r6
  6272. 8002b6c: 6033 str r3, [r6, #0]
  6273. 8002b6e: f000 fbfa bl 8003366 <__malloc_unlock>
  6274. 8002b72: e7e4 b.n 8002b3e <_malloc_r+0x1e>
  6275. 8002b74: 680b ldr r3, [r1, #0]
  6276. 8002b76: 1b5b subs r3, r3, r5
  6277. 8002b78: d41a bmi.n 8002bb0 <_malloc_r+0x90>
  6278. 8002b7a: 2b0b cmp r3, #11
  6279. 8002b7c: d90f bls.n 8002b9e <_malloc_r+0x7e>
  6280. 8002b7e: 600b str r3, [r1, #0]
  6281. 8002b80: 18cc adds r4, r1, r3
  6282. 8002b82: 50cd str r5, [r1, r3]
  6283. 8002b84: 4630 mov r0, r6
  6284. 8002b86: f000 fbee bl 8003366 <__malloc_unlock>
  6285. 8002b8a: f104 000b add.w r0, r4, #11
  6286. 8002b8e: 1d23 adds r3, r4, #4
  6287. 8002b90: f020 0007 bic.w r0, r0, #7
  6288. 8002b94: 1ac3 subs r3, r0, r3
  6289. 8002b96: d01b beq.n 8002bd0 <_malloc_r+0xb0>
  6290. 8002b98: 425a negs r2, r3
  6291. 8002b9a: 50e2 str r2, [r4, r3]
  6292. 8002b9c: bd70 pop {r4, r5, r6, pc}
  6293. 8002b9e: 428c cmp r4, r1
  6294. 8002ba0: bf0b itete eq
  6295. 8002ba2: 6863 ldreq r3, [r4, #4]
  6296. 8002ba4: 684b ldrne r3, [r1, #4]
  6297. 8002ba6: 6013 streq r3, [r2, #0]
  6298. 8002ba8: 6063 strne r3, [r4, #4]
  6299. 8002baa: bf18 it ne
  6300. 8002bac: 460c movne r4, r1
  6301. 8002bae: e7e9 b.n 8002b84 <_malloc_r+0x64>
  6302. 8002bb0: 460c mov r4, r1
  6303. 8002bb2: 6849 ldr r1, [r1, #4]
  6304. 8002bb4: e7ca b.n 8002b4c <_malloc_r+0x2c>
  6305. 8002bb6: 1cc4 adds r4, r0, #3
  6306. 8002bb8: f024 0403 bic.w r4, r4, #3
  6307. 8002bbc: 42a0 cmp r0, r4
  6308. 8002bbe: d005 beq.n 8002bcc <_malloc_r+0xac>
  6309. 8002bc0: 1a21 subs r1, r4, r0
  6310. 8002bc2: 4630 mov r0, r6
  6311. 8002bc4: f000 fb16 bl 80031f4 <_sbrk_r>
  6312. 8002bc8: 3001 adds r0, #1
  6313. 8002bca: d0cd beq.n 8002b68 <_malloc_r+0x48>
  6314. 8002bcc: 6025 str r5, [r4, #0]
  6315. 8002bce: e7d9 b.n 8002b84 <_malloc_r+0x64>
  6316. 8002bd0: bd70 pop {r4, r5, r6, pc}
  6317. 8002bd2: bf00 nop
  6318. 8002bd4: 2000017c .word 0x2000017c
  6319. 8002bd8: 20000180 .word 0x20000180
  6320. 08002bdc <__sfputc_r>:
  6321. 8002bdc: 6893 ldr r3, [r2, #8]
  6322. 8002bde: b410 push {r4}
  6323. 8002be0: 3b01 subs r3, #1
  6324. 8002be2: 2b00 cmp r3, #0
  6325. 8002be4: 6093 str r3, [r2, #8]
  6326. 8002be6: da08 bge.n 8002bfa <__sfputc_r+0x1e>
  6327. 8002be8: 6994 ldr r4, [r2, #24]
  6328. 8002bea: 42a3 cmp r3, r4
  6329. 8002bec: db02 blt.n 8002bf4 <__sfputc_r+0x18>
  6330. 8002bee: b2cb uxtb r3, r1
  6331. 8002bf0: 2b0a cmp r3, #10
  6332. 8002bf2: d102 bne.n 8002bfa <__sfputc_r+0x1e>
  6333. 8002bf4: bc10 pop {r4}
  6334. 8002bf6: f7ff bc9f b.w 8002538 <__swbuf_r>
  6335. 8002bfa: 6813 ldr r3, [r2, #0]
  6336. 8002bfc: 1c58 adds r0, r3, #1
  6337. 8002bfe: 6010 str r0, [r2, #0]
  6338. 8002c00: 7019 strb r1, [r3, #0]
  6339. 8002c02: b2c8 uxtb r0, r1
  6340. 8002c04: bc10 pop {r4}
  6341. 8002c06: 4770 bx lr
  6342. 08002c08 <__sfputs_r>:
  6343. 8002c08: b5f8 push {r3, r4, r5, r6, r7, lr}
  6344. 8002c0a: 4606 mov r6, r0
  6345. 8002c0c: 460f mov r7, r1
  6346. 8002c0e: 4614 mov r4, r2
  6347. 8002c10: 18d5 adds r5, r2, r3
  6348. 8002c12: 42ac cmp r4, r5
  6349. 8002c14: d101 bne.n 8002c1a <__sfputs_r+0x12>
  6350. 8002c16: 2000 movs r0, #0
  6351. 8002c18: e007 b.n 8002c2a <__sfputs_r+0x22>
  6352. 8002c1a: 463a mov r2, r7
  6353. 8002c1c: f814 1b01 ldrb.w r1, [r4], #1
  6354. 8002c20: 4630 mov r0, r6
  6355. 8002c22: f7ff ffdb bl 8002bdc <__sfputc_r>
  6356. 8002c26: 1c43 adds r3, r0, #1
  6357. 8002c28: d1f3 bne.n 8002c12 <__sfputs_r+0xa>
  6358. 8002c2a: bdf8 pop {r3, r4, r5, r6, r7, pc}
  6359. 08002c2c <_vfiprintf_r>:
  6360. 8002c2c: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  6361. 8002c30: b09d sub sp, #116 ; 0x74
  6362. 8002c32: 460c mov r4, r1
  6363. 8002c34: 4617 mov r7, r2
  6364. 8002c36: 9303 str r3, [sp, #12]
  6365. 8002c38: 4606 mov r6, r0
  6366. 8002c3a: b118 cbz r0, 8002c44 <_vfiprintf_r+0x18>
  6367. 8002c3c: 6983 ldr r3, [r0, #24]
  6368. 8002c3e: b90b cbnz r3, 8002c44 <_vfiprintf_r+0x18>
  6369. 8002c40: f7ff fe2c bl 800289c <__sinit>
  6370. 8002c44: 4b7c ldr r3, [pc, #496] ; (8002e38 <_vfiprintf_r+0x20c>)
  6371. 8002c46: 429c cmp r4, r3
  6372. 8002c48: d157 bne.n 8002cfa <_vfiprintf_r+0xce>
  6373. 8002c4a: 6874 ldr r4, [r6, #4]
  6374. 8002c4c: 89a3 ldrh r3, [r4, #12]
  6375. 8002c4e: 0718 lsls r0, r3, #28
  6376. 8002c50: d55d bpl.n 8002d0e <_vfiprintf_r+0xe2>
  6377. 8002c52: 6923 ldr r3, [r4, #16]
  6378. 8002c54: 2b00 cmp r3, #0
  6379. 8002c56: d05a beq.n 8002d0e <_vfiprintf_r+0xe2>
  6380. 8002c58: 2300 movs r3, #0
  6381. 8002c5a: 9309 str r3, [sp, #36] ; 0x24
  6382. 8002c5c: 2320 movs r3, #32
  6383. 8002c5e: f88d 3029 strb.w r3, [sp, #41] ; 0x29
  6384. 8002c62: 2330 movs r3, #48 ; 0x30
  6385. 8002c64: f04f 0b01 mov.w fp, #1
  6386. 8002c68: f88d 302a strb.w r3, [sp, #42] ; 0x2a
  6387. 8002c6c: 46b8 mov r8, r7
  6388. 8002c6e: 4645 mov r5, r8
  6389. 8002c70: f815 3b01 ldrb.w r3, [r5], #1
  6390. 8002c74: 2b00 cmp r3, #0
  6391. 8002c76: d155 bne.n 8002d24 <_vfiprintf_r+0xf8>
  6392. 8002c78: ebb8 0a07 subs.w sl, r8, r7
  6393. 8002c7c: d00b beq.n 8002c96 <_vfiprintf_r+0x6a>
  6394. 8002c7e: 4653 mov r3, sl
  6395. 8002c80: 463a mov r2, r7
  6396. 8002c82: 4621 mov r1, r4
  6397. 8002c84: 4630 mov r0, r6
  6398. 8002c86: f7ff ffbf bl 8002c08 <__sfputs_r>
  6399. 8002c8a: 3001 adds r0, #1
  6400. 8002c8c: f000 80c4 beq.w 8002e18 <_vfiprintf_r+0x1ec>
  6401. 8002c90: 9b09 ldr r3, [sp, #36] ; 0x24
  6402. 8002c92: 4453 add r3, sl
  6403. 8002c94: 9309 str r3, [sp, #36] ; 0x24
  6404. 8002c96: f898 3000 ldrb.w r3, [r8]
  6405. 8002c9a: 2b00 cmp r3, #0
  6406. 8002c9c: f000 80bc beq.w 8002e18 <_vfiprintf_r+0x1ec>
  6407. 8002ca0: 2300 movs r3, #0
  6408. 8002ca2: f04f 32ff mov.w r2, #4294967295
  6409. 8002ca6: 9304 str r3, [sp, #16]
  6410. 8002ca8: 9307 str r3, [sp, #28]
  6411. 8002caa: 9205 str r2, [sp, #20]
  6412. 8002cac: 9306 str r3, [sp, #24]
  6413. 8002cae: f88d 3053 strb.w r3, [sp, #83] ; 0x53
  6414. 8002cb2: 931a str r3, [sp, #104] ; 0x68
  6415. 8002cb4: 2205 movs r2, #5
  6416. 8002cb6: 7829 ldrb r1, [r5, #0]
  6417. 8002cb8: 4860 ldr r0, [pc, #384] ; (8002e3c <_vfiprintf_r+0x210>)
  6418. 8002cba: f000 fb45 bl 8003348 <memchr>
  6419. 8002cbe: f105 0801 add.w r8, r5, #1
  6420. 8002cc2: 9b04 ldr r3, [sp, #16]
  6421. 8002cc4: 2800 cmp r0, #0
  6422. 8002cc6: d131 bne.n 8002d2c <_vfiprintf_r+0x100>
  6423. 8002cc8: 06d9 lsls r1, r3, #27
  6424. 8002cca: bf44 itt mi
  6425. 8002ccc: 2220 movmi r2, #32
  6426. 8002cce: f88d 2053 strbmi.w r2, [sp, #83] ; 0x53
  6427. 8002cd2: 071a lsls r2, r3, #28
  6428. 8002cd4: bf44 itt mi
  6429. 8002cd6: 222b movmi r2, #43 ; 0x2b
  6430. 8002cd8: f88d 2053 strbmi.w r2, [sp, #83] ; 0x53
  6431. 8002cdc: 782a ldrb r2, [r5, #0]
  6432. 8002cde: 2a2a cmp r2, #42 ; 0x2a
  6433. 8002ce0: d02c beq.n 8002d3c <_vfiprintf_r+0x110>
  6434. 8002ce2: 2100 movs r1, #0
  6435. 8002ce4: 200a movs r0, #10
  6436. 8002ce6: 9a07 ldr r2, [sp, #28]
  6437. 8002ce8: 46a8 mov r8, r5
  6438. 8002cea: f898 3000 ldrb.w r3, [r8]
  6439. 8002cee: 3501 adds r5, #1
  6440. 8002cf0: 3b30 subs r3, #48 ; 0x30
  6441. 8002cf2: 2b09 cmp r3, #9
  6442. 8002cf4: d96d bls.n 8002dd2 <_vfiprintf_r+0x1a6>
  6443. 8002cf6: b371 cbz r1, 8002d56 <_vfiprintf_r+0x12a>
  6444. 8002cf8: e026 b.n 8002d48 <_vfiprintf_r+0x11c>
  6445. 8002cfa: 4b51 ldr r3, [pc, #324] ; (8002e40 <_vfiprintf_r+0x214>)
  6446. 8002cfc: 429c cmp r4, r3
  6447. 8002cfe: d101 bne.n 8002d04 <_vfiprintf_r+0xd8>
  6448. 8002d00: 68b4 ldr r4, [r6, #8]
  6449. 8002d02: e7a3 b.n 8002c4c <_vfiprintf_r+0x20>
  6450. 8002d04: 4b4f ldr r3, [pc, #316] ; (8002e44 <_vfiprintf_r+0x218>)
  6451. 8002d06: 429c cmp r4, r3
  6452. 8002d08: bf08 it eq
  6453. 8002d0a: 68f4 ldreq r4, [r6, #12]
  6454. 8002d0c: e79e b.n 8002c4c <_vfiprintf_r+0x20>
  6455. 8002d0e: 4621 mov r1, r4
  6456. 8002d10: 4630 mov r0, r6
  6457. 8002d12: f7ff fc63 bl 80025dc <__swsetup_r>
  6458. 8002d16: 2800 cmp r0, #0
  6459. 8002d18: d09e beq.n 8002c58 <_vfiprintf_r+0x2c>
  6460. 8002d1a: f04f 30ff mov.w r0, #4294967295
  6461. 8002d1e: b01d add sp, #116 ; 0x74
  6462. 8002d20: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  6463. 8002d24: 2b25 cmp r3, #37 ; 0x25
  6464. 8002d26: d0a7 beq.n 8002c78 <_vfiprintf_r+0x4c>
  6465. 8002d28: 46a8 mov r8, r5
  6466. 8002d2a: e7a0 b.n 8002c6e <_vfiprintf_r+0x42>
  6467. 8002d2c: 4a43 ldr r2, [pc, #268] ; (8002e3c <_vfiprintf_r+0x210>)
  6468. 8002d2e: 4645 mov r5, r8
  6469. 8002d30: 1a80 subs r0, r0, r2
  6470. 8002d32: fa0b f000 lsl.w r0, fp, r0
  6471. 8002d36: 4318 orrs r0, r3
  6472. 8002d38: 9004 str r0, [sp, #16]
  6473. 8002d3a: e7bb b.n 8002cb4 <_vfiprintf_r+0x88>
  6474. 8002d3c: 9a03 ldr r2, [sp, #12]
  6475. 8002d3e: 1d11 adds r1, r2, #4
  6476. 8002d40: 6812 ldr r2, [r2, #0]
  6477. 8002d42: 9103 str r1, [sp, #12]
  6478. 8002d44: 2a00 cmp r2, #0
  6479. 8002d46: db01 blt.n 8002d4c <_vfiprintf_r+0x120>
  6480. 8002d48: 9207 str r2, [sp, #28]
  6481. 8002d4a: e004 b.n 8002d56 <_vfiprintf_r+0x12a>
  6482. 8002d4c: 4252 negs r2, r2
  6483. 8002d4e: f043 0302 orr.w r3, r3, #2
  6484. 8002d52: 9207 str r2, [sp, #28]
  6485. 8002d54: 9304 str r3, [sp, #16]
  6486. 8002d56: f898 3000 ldrb.w r3, [r8]
  6487. 8002d5a: 2b2e cmp r3, #46 ; 0x2e
  6488. 8002d5c: d110 bne.n 8002d80 <_vfiprintf_r+0x154>
  6489. 8002d5e: f898 3001 ldrb.w r3, [r8, #1]
  6490. 8002d62: f108 0101 add.w r1, r8, #1
  6491. 8002d66: 2b2a cmp r3, #42 ; 0x2a
  6492. 8002d68: d137 bne.n 8002dda <_vfiprintf_r+0x1ae>
  6493. 8002d6a: 9b03 ldr r3, [sp, #12]
  6494. 8002d6c: f108 0802 add.w r8, r8, #2
  6495. 8002d70: 1d1a adds r2, r3, #4
  6496. 8002d72: 681b ldr r3, [r3, #0]
  6497. 8002d74: 9203 str r2, [sp, #12]
  6498. 8002d76: 2b00 cmp r3, #0
  6499. 8002d78: bfb8 it lt
  6500. 8002d7a: f04f 33ff movlt.w r3, #4294967295
  6501. 8002d7e: 9305 str r3, [sp, #20]
  6502. 8002d80: 4d31 ldr r5, [pc, #196] ; (8002e48 <_vfiprintf_r+0x21c>)
  6503. 8002d82: 2203 movs r2, #3
  6504. 8002d84: f898 1000 ldrb.w r1, [r8]
  6505. 8002d88: 4628 mov r0, r5
  6506. 8002d8a: f000 fadd bl 8003348 <memchr>
  6507. 8002d8e: b140 cbz r0, 8002da2 <_vfiprintf_r+0x176>
  6508. 8002d90: 2340 movs r3, #64 ; 0x40
  6509. 8002d92: 1b40 subs r0, r0, r5
  6510. 8002d94: fa03 f000 lsl.w r0, r3, r0
  6511. 8002d98: 9b04 ldr r3, [sp, #16]
  6512. 8002d9a: f108 0801 add.w r8, r8, #1
  6513. 8002d9e: 4303 orrs r3, r0
  6514. 8002da0: 9304 str r3, [sp, #16]
  6515. 8002da2: f898 1000 ldrb.w r1, [r8]
  6516. 8002da6: 2206 movs r2, #6
  6517. 8002da8: 4828 ldr r0, [pc, #160] ; (8002e4c <_vfiprintf_r+0x220>)
  6518. 8002daa: f108 0701 add.w r7, r8, #1
  6519. 8002dae: f88d 1028 strb.w r1, [sp, #40] ; 0x28
  6520. 8002db2: f000 fac9 bl 8003348 <memchr>
  6521. 8002db6: 2800 cmp r0, #0
  6522. 8002db8: d034 beq.n 8002e24 <_vfiprintf_r+0x1f8>
  6523. 8002dba: 4b25 ldr r3, [pc, #148] ; (8002e50 <_vfiprintf_r+0x224>)
  6524. 8002dbc: bb03 cbnz r3, 8002e00 <_vfiprintf_r+0x1d4>
  6525. 8002dbe: 9b03 ldr r3, [sp, #12]
  6526. 8002dc0: 3307 adds r3, #7
  6527. 8002dc2: f023 0307 bic.w r3, r3, #7
  6528. 8002dc6: 3308 adds r3, #8
  6529. 8002dc8: 9303 str r3, [sp, #12]
  6530. 8002dca: 9b09 ldr r3, [sp, #36] ; 0x24
  6531. 8002dcc: 444b add r3, r9
  6532. 8002dce: 9309 str r3, [sp, #36] ; 0x24
  6533. 8002dd0: e74c b.n 8002c6c <_vfiprintf_r+0x40>
  6534. 8002dd2: fb00 3202 mla r2, r0, r2, r3
  6535. 8002dd6: 2101 movs r1, #1
  6536. 8002dd8: e786 b.n 8002ce8 <_vfiprintf_r+0xbc>
  6537. 8002dda: 2300 movs r3, #0
  6538. 8002ddc: 250a movs r5, #10
  6539. 8002dde: 4618 mov r0, r3
  6540. 8002de0: 9305 str r3, [sp, #20]
  6541. 8002de2: 4688 mov r8, r1
  6542. 8002de4: f898 2000 ldrb.w r2, [r8]
  6543. 8002de8: 3101 adds r1, #1
  6544. 8002dea: 3a30 subs r2, #48 ; 0x30
  6545. 8002dec: 2a09 cmp r2, #9
  6546. 8002dee: d903 bls.n 8002df8 <_vfiprintf_r+0x1cc>
  6547. 8002df0: 2b00 cmp r3, #0
  6548. 8002df2: d0c5 beq.n 8002d80 <_vfiprintf_r+0x154>
  6549. 8002df4: 9005 str r0, [sp, #20]
  6550. 8002df6: e7c3 b.n 8002d80 <_vfiprintf_r+0x154>
  6551. 8002df8: fb05 2000 mla r0, r5, r0, r2
  6552. 8002dfc: 2301 movs r3, #1
  6553. 8002dfe: e7f0 b.n 8002de2 <_vfiprintf_r+0x1b6>
  6554. 8002e00: ab03 add r3, sp, #12
  6555. 8002e02: 9300 str r3, [sp, #0]
  6556. 8002e04: 4622 mov r2, r4
  6557. 8002e06: 4b13 ldr r3, [pc, #76] ; (8002e54 <_vfiprintf_r+0x228>)
  6558. 8002e08: a904 add r1, sp, #16
  6559. 8002e0a: 4630 mov r0, r6
  6560. 8002e0c: f3af 8000 nop.w
  6561. 8002e10: f1b0 3fff cmp.w r0, #4294967295
  6562. 8002e14: 4681 mov r9, r0
  6563. 8002e16: d1d8 bne.n 8002dca <_vfiprintf_r+0x19e>
  6564. 8002e18: 89a3 ldrh r3, [r4, #12]
  6565. 8002e1a: 065b lsls r3, r3, #25
  6566. 8002e1c: f53f af7d bmi.w 8002d1a <_vfiprintf_r+0xee>
  6567. 8002e20: 9809 ldr r0, [sp, #36] ; 0x24
  6568. 8002e22: e77c b.n 8002d1e <_vfiprintf_r+0xf2>
  6569. 8002e24: ab03 add r3, sp, #12
  6570. 8002e26: 9300 str r3, [sp, #0]
  6571. 8002e28: 4622 mov r2, r4
  6572. 8002e2a: 4b0a ldr r3, [pc, #40] ; (8002e54 <_vfiprintf_r+0x228>)
  6573. 8002e2c: a904 add r1, sp, #16
  6574. 8002e2e: 4630 mov r0, r6
  6575. 8002e30: f000 f88a bl 8002f48 <_printf_i>
  6576. 8002e34: e7ec b.n 8002e10 <_vfiprintf_r+0x1e4>
  6577. 8002e36: bf00 nop
  6578. 8002e38: 08003534 .word 0x08003534
  6579. 8002e3c: 08003574 .word 0x08003574
  6580. 8002e40: 08003554 .word 0x08003554
  6581. 8002e44: 08003514 .word 0x08003514
  6582. 8002e48: 0800357a .word 0x0800357a
  6583. 8002e4c: 0800357e .word 0x0800357e
  6584. 8002e50: 00000000 .word 0x00000000
  6585. 8002e54: 08002c09 .word 0x08002c09
  6586. 08002e58 <_printf_common>:
  6587. 8002e58: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  6588. 8002e5c: 4691 mov r9, r2
  6589. 8002e5e: 461f mov r7, r3
  6590. 8002e60: 688a ldr r2, [r1, #8]
  6591. 8002e62: 690b ldr r3, [r1, #16]
  6592. 8002e64: 4606 mov r6, r0
  6593. 8002e66: 4293 cmp r3, r2
  6594. 8002e68: bfb8 it lt
  6595. 8002e6a: 4613 movlt r3, r2
  6596. 8002e6c: f8c9 3000 str.w r3, [r9]
  6597. 8002e70: f891 2043 ldrb.w r2, [r1, #67] ; 0x43
  6598. 8002e74: 460c mov r4, r1
  6599. 8002e76: f8dd 8020 ldr.w r8, [sp, #32]
  6600. 8002e7a: b112 cbz r2, 8002e82 <_printf_common+0x2a>
  6601. 8002e7c: 3301 adds r3, #1
  6602. 8002e7e: f8c9 3000 str.w r3, [r9]
  6603. 8002e82: 6823 ldr r3, [r4, #0]
  6604. 8002e84: 0699 lsls r1, r3, #26
  6605. 8002e86: bf42 ittt mi
  6606. 8002e88: f8d9 3000 ldrmi.w r3, [r9]
  6607. 8002e8c: 3302 addmi r3, #2
  6608. 8002e8e: f8c9 3000 strmi.w r3, [r9]
  6609. 8002e92: 6825 ldr r5, [r4, #0]
  6610. 8002e94: f015 0506 ands.w r5, r5, #6
  6611. 8002e98: d107 bne.n 8002eaa <_printf_common+0x52>
  6612. 8002e9a: f104 0a19 add.w sl, r4, #25
  6613. 8002e9e: 68e3 ldr r3, [r4, #12]
  6614. 8002ea0: f8d9 2000 ldr.w r2, [r9]
  6615. 8002ea4: 1a9b subs r3, r3, r2
  6616. 8002ea6: 429d cmp r5, r3
  6617. 8002ea8: db2a blt.n 8002f00 <_printf_common+0xa8>
  6618. 8002eaa: f894 3043 ldrb.w r3, [r4, #67] ; 0x43
  6619. 8002eae: 6822 ldr r2, [r4, #0]
  6620. 8002eb0: 3300 adds r3, #0
  6621. 8002eb2: bf18 it ne
  6622. 8002eb4: 2301 movne r3, #1
  6623. 8002eb6: 0692 lsls r2, r2, #26
  6624. 8002eb8: d42f bmi.n 8002f1a <_printf_common+0xc2>
  6625. 8002eba: f104 0243 add.w r2, r4, #67 ; 0x43
  6626. 8002ebe: 4639 mov r1, r7
  6627. 8002ec0: 4630 mov r0, r6
  6628. 8002ec2: 47c0 blx r8
  6629. 8002ec4: 3001 adds r0, #1
  6630. 8002ec6: d022 beq.n 8002f0e <_printf_common+0xb6>
  6631. 8002ec8: 6823 ldr r3, [r4, #0]
  6632. 8002eca: 68e5 ldr r5, [r4, #12]
  6633. 8002ecc: f003 0306 and.w r3, r3, #6
  6634. 8002ed0: 2b04 cmp r3, #4
  6635. 8002ed2: bf18 it ne
  6636. 8002ed4: 2500 movne r5, #0
  6637. 8002ed6: f8d9 2000 ldr.w r2, [r9]
  6638. 8002eda: f04f 0900 mov.w r9, #0
  6639. 8002ede: bf08 it eq
  6640. 8002ee0: 1aad subeq r5, r5, r2
  6641. 8002ee2: 68a3 ldr r3, [r4, #8]
  6642. 8002ee4: 6922 ldr r2, [r4, #16]
  6643. 8002ee6: bf08 it eq
  6644. 8002ee8: ea25 75e5 biceq.w r5, r5, r5, asr #31
  6645. 8002eec: 4293 cmp r3, r2
  6646. 8002eee: bfc4 itt gt
  6647. 8002ef0: 1a9b subgt r3, r3, r2
  6648. 8002ef2: 18ed addgt r5, r5, r3
  6649. 8002ef4: 341a adds r4, #26
  6650. 8002ef6: 454d cmp r5, r9
  6651. 8002ef8: d11b bne.n 8002f32 <_printf_common+0xda>
  6652. 8002efa: 2000 movs r0, #0
  6653. 8002efc: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  6654. 8002f00: 2301 movs r3, #1
  6655. 8002f02: 4652 mov r2, sl
  6656. 8002f04: 4639 mov r1, r7
  6657. 8002f06: 4630 mov r0, r6
  6658. 8002f08: 47c0 blx r8
  6659. 8002f0a: 3001 adds r0, #1
  6660. 8002f0c: d103 bne.n 8002f16 <_printf_common+0xbe>
  6661. 8002f0e: f04f 30ff mov.w r0, #4294967295
  6662. 8002f12: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  6663. 8002f16: 3501 adds r5, #1
  6664. 8002f18: e7c1 b.n 8002e9e <_printf_common+0x46>
  6665. 8002f1a: 2030 movs r0, #48 ; 0x30
  6666. 8002f1c: 18e1 adds r1, r4, r3
  6667. 8002f1e: f881 0043 strb.w r0, [r1, #67] ; 0x43
  6668. 8002f22: 1c5a adds r2, r3, #1
  6669. 8002f24: f894 1045 ldrb.w r1, [r4, #69] ; 0x45
  6670. 8002f28: 4422 add r2, r4
  6671. 8002f2a: 3302 adds r3, #2
  6672. 8002f2c: f882 1043 strb.w r1, [r2, #67] ; 0x43
  6673. 8002f30: e7c3 b.n 8002eba <_printf_common+0x62>
  6674. 8002f32: 2301 movs r3, #1
  6675. 8002f34: 4622 mov r2, r4
  6676. 8002f36: 4639 mov r1, r7
  6677. 8002f38: 4630 mov r0, r6
  6678. 8002f3a: 47c0 blx r8
  6679. 8002f3c: 3001 adds r0, #1
  6680. 8002f3e: d0e6 beq.n 8002f0e <_printf_common+0xb6>
  6681. 8002f40: f109 0901 add.w r9, r9, #1
  6682. 8002f44: e7d7 b.n 8002ef6 <_printf_common+0x9e>
  6683. ...
  6684. 08002f48 <_printf_i>:
  6685. 8002f48: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr}
  6686. 8002f4c: 4617 mov r7, r2
  6687. 8002f4e: 7e0a ldrb r2, [r1, #24]
  6688. 8002f50: b085 sub sp, #20
  6689. 8002f52: 2a6e cmp r2, #110 ; 0x6e
  6690. 8002f54: 4698 mov r8, r3
  6691. 8002f56: 4606 mov r6, r0
  6692. 8002f58: 460c mov r4, r1
  6693. 8002f5a: 9b0c ldr r3, [sp, #48] ; 0x30
  6694. 8002f5c: f101 0e43 add.w lr, r1, #67 ; 0x43
  6695. 8002f60: f000 80bc beq.w 80030dc <_printf_i+0x194>
  6696. 8002f64: d81a bhi.n 8002f9c <_printf_i+0x54>
  6697. 8002f66: 2a63 cmp r2, #99 ; 0x63
  6698. 8002f68: d02e beq.n 8002fc8 <_printf_i+0x80>
  6699. 8002f6a: d80a bhi.n 8002f82 <_printf_i+0x3a>
  6700. 8002f6c: 2a00 cmp r2, #0
  6701. 8002f6e: f000 80c8 beq.w 8003102 <_printf_i+0x1ba>
  6702. 8002f72: 2a58 cmp r2, #88 ; 0x58
  6703. 8002f74: f000 808a beq.w 800308c <_printf_i+0x144>
  6704. 8002f78: f104 0542 add.w r5, r4, #66 ; 0x42
  6705. 8002f7c: f884 2042 strb.w r2, [r4, #66] ; 0x42
  6706. 8002f80: e02a b.n 8002fd8 <_printf_i+0x90>
  6707. 8002f82: 2a64 cmp r2, #100 ; 0x64
  6708. 8002f84: d001 beq.n 8002f8a <_printf_i+0x42>
  6709. 8002f86: 2a69 cmp r2, #105 ; 0x69
  6710. 8002f88: d1f6 bne.n 8002f78 <_printf_i+0x30>
  6711. 8002f8a: 6821 ldr r1, [r4, #0]
  6712. 8002f8c: 681a ldr r2, [r3, #0]
  6713. 8002f8e: f011 0f80 tst.w r1, #128 ; 0x80
  6714. 8002f92: d023 beq.n 8002fdc <_printf_i+0x94>
  6715. 8002f94: 1d11 adds r1, r2, #4
  6716. 8002f96: 6019 str r1, [r3, #0]
  6717. 8002f98: 6813 ldr r3, [r2, #0]
  6718. 8002f9a: e027 b.n 8002fec <_printf_i+0xa4>
  6719. 8002f9c: 2a73 cmp r2, #115 ; 0x73
  6720. 8002f9e: f000 80b4 beq.w 800310a <_printf_i+0x1c2>
  6721. 8002fa2: d808 bhi.n 8002fb6 <_printf_i+0x6e>
  6722. 8002fa4: 2a6f cmp r2, #111 ; 0x6f
  6723. 8002fa6: d02a beq.n 8002ffe <_printf_i+0xb6>
  6724. 8002fa8: 2a70 cmp r2, #112 ; 0x70
  6725. 8002faa: d1e5 bne.n 8002f78 <_printf_i+0x30>
  6726. 8002fac: 680a ldr r2, [r1, #0]
  6727. 8002fae: f042 0220 orr.w r2, r2, #32
  6728. 8002fb2: 600a str r2, [r1, #0]
  6729. 8002fb4: e003 b.n 8002fbe <_printf_i+0x76>
  6730. 8002fb6: 2a75 cmp r2, #117 ; 0x75
  6731. 8002fb8: d021 beq.n 8002ffe <_printf_i+0xb6>
  6732. 8002fba: 2a78 cmp r2, #120 ; 0x78
  6733. 8002fbc: d1dc bne.n 8002f78 <_printf_i+0x30>
  6734. 8002fbe: 2278 movs r2, #120 ; 0x78
  6735. 8002fc0: 496f ldr r1, [pc, #444] ; (8003180 <_printf_i+0x238>)
  6736. 8002fc2: f884 2045 strb.w r2, [r4, #69] ; 0x45
  6737. 8002fc6: e064 b.n 8003092 <_printf_i+0x14a>
  6738. 8002fc8: 681a ldr r2, [r3, #0]
  6739. 8002fca: f101 0542 add.w r5, r1, #66 ; 0x42
  6740. 8002fce: 1d11 adds r1, r2, #4
  6741. 8002fd0: 6019 str r1, [r3, #0]
  6742. 8002fd2: 6813 ldr r3, [r2, #0]
  6743. 8002fd4: f884 3042 strb.w r3, [r4, #66] ; 0x42
  6744. 8002fd8: 2301 movs r3, #1
  6745. 8002fda: e0a3 b.n 8003124 <_printf_i+0x1dc>
  6746. 8002fdc: f011 0f40 tst.w r1, #64 ; 0x40
  6747. 8002fe0: f102 0104 add.w r1, r2, #4
  6748. 8002fe4: 6019 str r1, [r3, #0]
  6749. 8002fe6: d0d7 beq.n 8002f98 <_printf_i+0x50>
  6750. 8002fe8: f9b2 3000 ldrsh.w r3, [r2]
  6751. 8002fec: 2b00 cmp r3, #0
  6752. 8002fee: da03 bge.n 8002ff8 <_printf_i+0xb0>
  6753. 8002ff0: 222d movs r2, #45 ; 0x2d
  6754. 8002ff2: 425b negs r3, r3
  6755. 8002ff4: f884 2043 strb.w r2, [r4, #67] ; 0x43
  6756. 8002ff8: 4962 ldr r1, [pc, #392] ; (8003184 <_printf_i+0x23c>)
  6757. 8002ffa: 220a movs r2, #10
  6758. 8002ffc: e017 b.n 800302e <_printf_i+0xe6>
  6759. 8002ffe: 6820 ldr r0, [r4, #0]
  6760. 8003000: 6819 ldr r1, [r3, #0]
  6761. 8003002: f010 0f80 tst.w r0, #128 ; 0x80
  6762. 8003006: d003 beq.n 8003010 <_printf_i+0xc8>
  6763. 8003008: 1d08 adds r0, r1, #4
  6764. 800300a: 6018 str r0, [r3, #0]
  6765. 800300c: 680b ldr r3, [r1, #0]
  6766. 800300e: e006 b.n 800301e <_printf_i+0xd6>
  6767. 8003010: f010 0f40 tst.w r0, #64 ; 0x40
  6768. 8003014: f101 0004 add.w r0, r1, #4
  6769. 8003018: 6018 str r0, [r3, #0]
  6770. 800301a: d0f7 beq.n 800300c <_printf_i+0xc4>
  6771. 800301c: 880b ldrh r3, [r1, #0]
  6772. 800301e: 2a6f cmp r2, #111 ; 0x6f
  6773. 8003020: bf14 ite ne
  6774. 8003022: 220a movne r2, #10
  6775. 8003024: 2208 moveq r2, #8
  6776. 8003026: 4957 ldr r1, [pc, #348] ; (8003184 <_printf_i+0x23c>)
  6777. 8003028: 2000 movs r0, #0
  6778. 800302a: f884 0043 strb.w r0, [r4, #67] ; 0x43
  6779. 800302e: 6865 ldr r5, [r4, #4]
  6780. 8003030: 2d00 cmp r5, #0
  6781. 8003032: 60a5 str r5, [r4, #8]
  6782. 8003034: f2c0 809c blt.w 8003170 <_printf_i+0x228>
  6783. 8003038: 6820 ldr r0, [r4, #0]
  6784. 800303a: f020 0004 bic.w r0, r0, #4
  6785. 800303e: 6020 str r0, [r4, #0]
  6786. 8003040: 2b00 cmp r3, #0
  6787. 8003042: d13f bne.n 80030c4 <_printf_i+0x17c>
  6788. 8003044: 2d00 cmp r5, #0
  6789. 8003046: f040 8095 bne.w 8003174 <_printf_i+0x22c>
  6790. 800304a: 4675 mov r5, lr
  6791. 800304c: 2a08 cmp r2, #8
  6792. 800304e: d10b bne.n 8003068 <_printf_i+0x120>
  6793. 8003050: 6823 ldr r3, [r4, #0]
  6794. 8003052: 07da lsls r2, r3, #31
  6795. 8003054: d508 bpl.n 8003068 <_printf_i+0x120>
  6796. 8003056: 6923 ldr r3, [r4, #16]
  6797. 8003058: 6862 ldr r2, [r4, #4]
  6798. 800305a: 429a cmp r2, r3
  6799. 800305c: bfde ittt le
  6800. 800305e: 2330 movle r3, #48 ; 0x30
  6801. 8003060: f805 3c01 strble.w r3, [r5, #-1]
  6802. 8003064: f105 35ff addle.w r5, r5, #4294967295
  6803. 8003068: ebae 0305 sub.w r3, lr, r5
  6804. 800306c: 6123 str r3, [r4, #16]
  6805. 800306e: f8cd 8000 str.w r8, [sp]
  6806. 8003072: 463b mov r3, r7
  6807. 8003074: aa03 add r2, sp, #12
  6808. 8003076: 4621 mov r1, r4
  6809. 8003078: 4630 mov r0, r6
  6810. 800307a: f7ff feed bl 8002e58 <_printf_common>
  6811. 800307e: 3001 adds r0, #1
  6812. 8003080: d155 bne.n 800312e <_printf_i+0x1e6>
  6813. 8003082: f04f 30ff mov.w r0, #4294967295
  6814. 8003086: b005 add sp, #20
  6815. 8003088: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc}
  6816. 800308c: f881 2045 strb.w r2, [r1, #69] ; 0x45
  6817. 8003090: 493c ldr r1, [pc, #240] ; (8003184 <_printf_i+0x23c>)
  6818. 8003092: 6822 ldr r2, [r4, #0]
  6819. 8003094: 6818 ldr r0, [r3, #0]
  6820. 8003096: f012 0f80 tst.w r2, #128 ; 0x80
  6821. 800309a: f100 0504 add.w r5, r0, #4
  6822. 800309e: 601d str r5, [r3, #0]
  6823. 80030a0: d001 beq.n 80030a6 <_printf_i+0x15e>
  6824. 80030a2: 6803 ldr r3, [r0, #0]
  6825. 80030a4: e002 b.n 80030ac <_printf_i+0x164>
  6826. 80030a6: 0655 lsls r5, r2, #25
  6827. 80030a8: d5fb bpl.n 80030a2 <_printf_i+0x15a>
  6828. 80030aa: 8803 ldrh r3, [r0, #0]
  6829. 80030ac: 07d0 lsls r0, r2, #31
  6830. 80030ae: bf44 itt mi
  6831. 80030b0: f042 0220 orrmi.w r2, r2, #32
  6832. 80030b4: 6022 strmi r2, [r4, #0]
  6833. 80030b6: b91b cbnz r3, 80030c0 <_printf_i+0x178>
  6834. 80030b8: 6822 ldr r2, [r4, #0]
  6835. 80030ba: f022 0220 bic.w r2, r2, #32
  6836. 80030be: 6022 str r2, [r4, #0]
  6837. 80030c0: 2210 movs r2, #16
  6838. 80030c2: e7b1 b.n 8003028 <_printf_i+0xe0>
  6839. 80030c4: 4675 mov r5, lr
  6840. 80030c6: fbb3 f0f2 udiv r0, r3, r2
  6841. 80030ca: fb02 3310 mls r3, r2, r0, r3
  6842. 80030ce: 5ccb ldrb r3, [r1, r3]
  6843. 80030d0: f805 3d01 strb.w r3, [r5, #-1]!
  6844. 80030d4: 4603 mov r3, r0
  6845. 80030d6: 2800 cmp r0, #0
  6846. 80030d8: d1f5 bne.n 80030c6 <_printf_i+0x17e>
  6847. 80030da: e7b7 b.n 800304c <_printf_i+0x104>
  6848. 80030dc: 6808 ldr r0, [r1, #0]
  6849. 80030de: 681a ldr r2, [r3, #0]
  6850. 80030e0: f010 0f80 tst.w r0, #128 ; 0x80
  6851. 80030e4: 6949 ldr r1, [r1, #20]
  6852. 80030e6: d004 beq.n 80030f2 <_printf_i+0x1aa>
  6853. 80030e8: 1d10 adds r0, r2, #4
  6854. 80030ea: 6018 str r0, [r3, #0]
  6855. 80030ec: 6813 ldr r3, [r2, #0]
  6856. 80030ee: 6019 str r1, [r3, #0]
  6857. 80030f0: e007 b.n 8003102 <_printf_i+0x1ba>
  6858. 80030f2: f010 0f40 tst.w r0, #64 ; 0x40
  6859. 80030f6: f102 0004 add.w r0, r2, #4
  6860. 80030fa: 6018 str r0, [r3, #0]
  6861. 80030fc: 6813 ldr r3, [r2, #0]
  6862. 80030fe: d0f6 beq.n 80030ee <_printf_i+0x1a6>
  6863. 8003100: 8019 strh r1, [r3, #0]
  6864. 8003102: 2300 movs r3, #0
  6865. 8003104: 4675 mov r5, lr
  6866. 8003106: 6123 str r3, [r4, #16]
  6867. 8003108: e7b1 b.n 800306e <_printf_i+0x126>
  6868. 800310a: 681a ldr r2, [r3, #0]
  6869. 800310c: 1d11 adds r1, r2, #4
  6870. 800310e: 6019 str r1, [r3, #0]
  6871. 8003110: 6815 ldr r5, [r2, #0]
  6872. 8003112: 2100 movs r1, #0
  6873. 8003114: 6862 ldr r2, [r4, #4]
  6874. 8003116: 4628 mov r0, r5
  6875. 8003118: f000 f916 bl 8003348 <memchr>
  6876. 800311c: b108 cbz r0, 8003122 <_printf_i+0x1da>
  6877. 800311e: 1b40 subs r0, r0, r5
  6878. 8003120: 6060 str r0, [r4, #4]
  6879. 8003122: 6863 ldr r3, [r4, #4]
  6880. 8003124: 6123 str r3, [r4, #16]
  6881. 8003126: 2300 movs r3, #0
  6882. 8003128: f884 3043 strb.w r3, [r4, #67] ; 0x43
  6883. 800312c: e79f b.n 800306e <_printf_i+0x126>
  6884. 800312e: 6923 ldr r3, [r4, #16]
  6885. 8003130: 462a mov r2, r5
  6886. 8003132: 4639 mov r1, r7
  6887. 8003134: 4630 mov r0, r6
  6888. 8003136: 47c0 blx r8
  6889. 8003138: 3001 adds r0, #1
  6890. 800313a: d0a2 beq.n 8003082 <_printf_i+0x13a>
  6891. 800313c: 6823 ldr r3, [r4, #0]
  6892. 800313e: 079b lsls r3, r3, #30
  6893. 8003140: d507 bpl.n 8003152 <_printf_i+0x20a>
  6894. 8003142: 2500 movs r5, #0
  6895. 8003144: f104 0919 add.w r9, r4, #25
  6896. 8003148: 68e3 ldr r3, [r4, #12]
  6897. 800314a: 9a03 ldr r2, [sp, #12]
  6898. 800314c: 1a9b subs r3, r3, r2
  6899. 800314e: 429d cmp r5, r3
  6900. 8003150: db05 blt.n 800315e <_printf_i+0x216>
  6901. 8003152: 68e0 ldr r0, [r4, #12]
  6902. 8003154: 9b03 ldr r3, [sp, #12]
  6903. 8003156: 4298 cmp r0, r3
  6904. 8003158: bfb8 it lt
  6905. 800315a: 4618 movlt r0, r3
  6906. 800315c: e793 b.n 8003086 <_printf_i+0x13e>
  6907. 800315e: 2301 movs r3, #1
  6908. 8003160: 464a mov r2, r9
  6909. 8003162: 4639 mov r1, r7
  6910. 8003164: 4630 mov r0, r6
  6911. 8003166: 47c0 blx r8
  6912. 8003168: 3001 adds r0, #1
  6913. 800316a: d08a beq.n 8003082 <_printf_i+0x13a>
  6914. 800316c: 3501 adds r5, #1
  6915. 800316e: e7eb b.n 8003148 <_printf_i+0x200>
  6916. 8003170: 2b00 cmp r3, #0
  6917. 8003172: d1a7 bne.n 80030c4 <_printf_i+0x17c>
  6918. 8003174: 780b ldrb r3, [r1, #0]
  6919. 8003176: f104 0542 add.w r5, r4, #66 ; 0x42
  6920. 800317a: f884 3042 strb.w r3, [r4, #66] ; 0x42
  6921. 800317e: e765 b.n 800304c <_printf_i+0x104>
  6922. 8003180: 08003596 .word 0x08003596
  6923. 8003184: 08003585 .word 0x08003585
  6924. 08003188 <_putc_r>:
  6925. 8003188: b570 push {r4, r5, r6, lr}
  6926. 800318a: 460d mov r5, r1
  6927. 800318c: 4614 mov r4, r2
  6928. 800318e: 4606 mov r6, r0
  6929. 8003190: b118 cbz r0, 800319a <_putc_r+0x12>
  6930. 8003192: 6983 ldr r3, [r0, #24]
  6931. 8003194: b90b cbnz r3, 800319a <_putc_r+0x12>
  6932. 8003196: f7ff fb81 bl 800289c <__sinit>
  6933. 800319a: 4b13 ldr r3, [pc, #76] ; (80031e8 <_putc_r+0x60>)
  6934. 800319c: 429c cmp r4, r3
  6935. 800319e: d112 bne.n 80031c6 <_putc_r+0x3e>
  6936. 80031a0: 6874 ldr r4, [r6, #4]
  6937. 80031a2: 68a3 ldr r3, [r4, #8]
  6938. 80031a4: 3b01 subs r3, #1
  6939. 80031a6: 2b00 cmp r3, #0
  6940. 80031a8: 60a3 str r3, [r4, #8]
  6941. 80031aa: da16 bge.n 80031da <_putc_r+0x52>
  6942. 80031ac: 69a2 ldr r2, [r4, #24]
  6943. 80031ae: 4293 cmp r3, r2
  6944. 80031b0: db02 blt.n 80031b8 <_putc_r+0x30>
  6945. 80031b2: b2eb uxtb r3, r5
  6946. 80031b4: 2b0a cmp r3, #10
  6947. 80031b6: d110 bne.n 80031da <_putc_r+0x52>
  6948. 80031b8: 4622 mov r2, r4
  6949. 80031ba: 4629 mov r1, r5
  6950. 80031bc: 4630 mov r0, r6
  6951. 80031be: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr}
  6952. 80031c2: f7ff b9b9 b.w 8002538 <__swbuf_r>
  6953. 80031c6: 4b09 ldr r3, [pc, #36] ; (80031ec <_putc_r+0x64>)
  6954. 80031c8: 429c cmp r4, r3
  6955. 80031ca: d101 bne.n 80031d0 <_putc_r+0x48>
  6956. 80031cc: 68b4 ldr r4, [r6, #8]
  6957. 80031ce: e7e8 b.n 80031a2 <_putc_r+0x1a>
  6958. 80031d0: 4b07 ldr r3, [pc, #28] ; (80031f0 <_putc_r+0x68>)
  6959. 80031d2: 429c cmp r4, r3
  6960. 80031d4: bf08 it eq
  6961. 80031d6: 68f4 ldreq r4, [r6, #12]
  6962. 80031d8: e7e3 b.n 80031a2 <_putc_r+0x1a>
  6963. 80031da: 6823 ldr r3, [r4, #0]
  6964. 80031dc: b2e8 uxtb r0, r5
  6965. 80031de: 1c5a adds r2, r3, #1
  6966. 80031e0: 6022 str r2, [r4, #0]
  6967. 80031e2: 701d strb r5, [r3, #0]
  6968. 80031e4: bd70 pop {r4, r5, r6, pc}
  6969. 80031e6: bf00 nop
  6970. 80031e8: 08003534 .word 0x08003534
  6971. 80031ec: 08003554 .word 0x08003554
  6972. 80031f0: 08003514 .word 0x08003514
  6973. 080031f4 <_sbrk_r>:
  6974. 80031f4: b538 push {r3, r4, r5, lr}
  6975. 80031f6: 2300 movs r3, #0
  6976. 80031f8: 4c05 ldr r4, [pc, #20] ; (8003210 <_sbrk_r+0x1c>)
  6977. 80031fa: 4605 mov r5, r0
  6978. 80031fc: 4608 mov r0, r1
  6979. 80031fe: 6023 str r3, [r4, #0]
  6980. 8003200: f000 f8ec bl 80033dc <_sbrk>
  6981. 8003204: 1c43 adds r3, r0, #1
  6982. 8003206: d102 bne.n 800320e <_sbrk_r+0x1a>
  6983. 8003208: 6823 ldr r3, [r4, #0]
  6984. 800320a: b103 cbz r3, 800320e <_sbrk_r+0x1a>
  6985. 800320c: 602b str r3, [r5, #0]
  6986. 800320e: bd38 pop {r3, r4, r5, pc}
  6987. 8003210: 20000320 .word 0x20000320
  6988. 08003214 <__sread>:
  6989. 8003214: b510 push {r4, lr}
  6990. 8003216: 460c mov r4, r1
  6991. 8003218: f9b1 100e ldrsh.w r1, [r1, #14]
  6992. 800321c: f000 f8a4 bl 8003368 <_read_r>
  6993. 8003220: 2800 cmp r0, #0
  6994. 8003222: bfab itete ge
  6995. 8003224: 6d63 ldrge r3, [r4, #84] ; 0x54
  6996. 8003226: 89a3 ldrhlt r3, [r4, #12]
  6997. 8003228: 181b addge r3, r3, r0
  6998. 800322a: f423 5380 biclt.w r3, r3, #4096 ; 0x1000
  6999. 800322e: bfac ite ge
  7000. 8003230: 6563 strge r3, [r4, #84] ; 0x54
  7001. 8003232: 81a3 strhlt r3, [r4, #12]
  7002. 8003234: bd10 pop {r4, pc}
  7003. 08003236 <__swrite>:
  7004. 8003236: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
  7005. 800323a: 461f mov r7, r3
  7006. 800323c: 898b ldrh r3, [r1, #12]
  7007. 800323e: 4605 mov r5, r0
  7008. 8003240: 05db lsls r3, r3, #23
  7009. 8003242: 460c mov r4, r1
  7010. 8003244: 4616 mov r6, r2
  7011. 8003246: d505 bpl.n 8003254 <__swrite+0x1e>
  7012. 8003248: 2302 movs r3, #2
  7013. 800324a: 2200 movs r2, #0
  7014. 800324c: f9b1 100e ldrsh.w r1, [r1, #14]
  7015. 8003250: f000 f868 bl 8003324 <_lseek_r>
  7016. 8003254: 89a3 ldrh r3, [r4, #12]
  7017. 8003256: 4632 mov r2, r6
  7018. 8003258: f423 5380 bic.w r3, r3, #4096 ; 0x1000
  7019. 800325c: 81a3 strh r3, [r4, #12]
  7020. 800325e: f9b4 100e ldrsh.w r1, [r4, #14]
  7021. 8003262: 463b mov r3, r7
  7022. 8003264: 4628 mov r0, r5
  7023. 8003266: e8bd 41f0 ldmia.w sp!, {r4, r5, r6, r7, r8, lr}
  7024. 800326a: f000 b817 b.w 800329c <_write_r>
  7025. 0800326e <__sseek>:
  7026. 800326e: b510 push {r4, lr}
  7027. 8003270: 460c mov r4, r1
  7028. 8003272: f9b1 100e ldrsh.w r1, [r1, #14]
  7029. 8003276: f000 f855 bl 8003324 <_lseek_r>
  7030. 800327a: 1c43 adds r3, r0, #1
  7031. 800327c: 89a3 ldrh r3, [r4, #12]
  7032. 800327e: bf15 itete ne
  7033. 8003280: 6560 strne r0, [r4, #84] ; 0x54
  7034. 8003282: f423 5380 biceq.w r3, r3, #4096 ; 0x1000
  7035. 8003286: f443 5380 orrne.w r3, r3, #4096 ; 0x1000
  7036. 800328a: 81a3 strheq r3, [r4, #12]
  7037. 800328c: bf18 it ne
  7038. 800328e: 81a3 strhne r3, [r4, #12]
  7039. 8003290: bd10 pop {r4, pc}
  7040. 08003292 <__sclose>:
  7041. 8003292: f9b1 100e ldrsh.w r1, [r1, #14]
  7042. 8003296: f000 b813 b.w 80032c0 <_close_r>
  7043. ...
  7044. 0800329c <_write_r>:
  7045. 800329c: b538 push {r3, r4, r5, lr}
  7046. 800329e: 4605 mov r5, r0
  7047. 80032a0: 4608 mov r0, r1
  7048. 80032a2: 4611 mov r1, r2
  7049. 80032a4: 2200 movs r2, #0
  7050. 80032a6: 4c05 ldr r4, [pc, #20] ; (80032bc <_write_r+0x20>)
  7051. 80032a8: 6022 str r2, [r4, #0]
  7052. 80032aa: 461a mov r2, r3
  7053. 80032ac: f7fe fa96 bl 80017dc <_write>
  7054. 80032b0: 1c43 adds r3, r0, #1
  7055. 80032b2: d102 bne.n 80032ba <_write_r+0x1e>
  7056. 80032b4: 6823 ldr r3, [r4, #0]
  7057. 80032b6: b103 cbz r3, 80032ba <_write_r+0x1e>
  7058. 80032b8: 602b str r3, [r5, #0]
  7059. 80032ba: bd38 pop {r3, r4, r5, pc}
  7060. 80032bc: 20000320 .word 0x20000320
  7061. 080032c0 <_close_r>:
  7062. 80032c0: b538 push {r3, r4, r5, lr}
  7063. 80032c2: 2300 movs r3, #0
  7064. 80032c4: 4c05 ldr r4, [pc, #20] ; (80032dc <_close_r+0x1c>)
  7065. 80032c6: 4605 mov r5, r0
  7066. 80032c8: 4608 mov r0, r1
  7067. 80032ca: 6023 str r3, [r4, #0]
  7068. 80032cc: f000 f85e bl 800338c <_close>
  7069. 80032d0: 1c43 adds r3, r0, #1
  7070. 80032d2: d102 bne.n 80032da <_close_r+0x1a>
  7071. 80032d4: 6823 ldr r3, [r4, #0]
  7072. 80032d6: b103 cbz r3, 80032da <_close_r+0x1a>
  7073. 80032d8: 602b str r3, [r5, #0]
  7074. 80032da: bd38 pop {r3, r4, r5, pc}
  7075. 80032dc: 20000320 .word 0x20000320
  7076. 080032e0 <_fstat_r>:
  7077. 80032e0: b538 push {r3, r4, r5, lr}
  7078. 80032e2: 2300 movs r3, #0
  7079. 80032e4: 4c06 ldr r4, [pc, #24] ; (8003300 <_fstat_r+0x20>)
  7080. 80032e6: 4605 mov r5, r0
  7081. 80032e8: 4608 mov r0, r1
  7082. 80032ea: 4611 mov r1, r2
  7083. 80032ec: 6023 str r3, [r4, #0]
  7084. 80032ee: f000 f855 bl 800339c <_fstat>
  7085. 80032f2: 1c43 adds r3, r0, #1
  7086. 80032f4: d102 bne.n 80032fc <_fstat_r+0x1c>
  7087. 80032f6: 6823 ldr r3, [r4, #0]
  7088. 80032f8: b103 cbz r3, 80032fc <_fstat_r+0x1c>
  7089. 80032fa: 602b str r3, [r5, #0]
  7090. 80032fc: bd38 pop {r3, r4, r5, pc}
  7091. 80032fe: bf00 nop
  7092. 8003300: 20000320 .word 0x20000320
  7093. 08003304 <_isatty_r>:
  7094. 8003304: b538 push {r3, r4, r5, lr}
  7095. 8003306: 2300 movs r3, #0
  7096. 8003308: 4c05 ldr r4, [pc, #20] ; (8003320 <_isatty_r+0x1c>)
  7097. 800330a: 4605 mov r5, r0
  7098. 800330c: 4608 mov r0, r1
  7099. 800330e: 6023 str r3, [r4, #0]
  7100. 8003310: f000 f84c bl 80033ac <_isatty>
  7101. 8003314: 1c43 adds r3, r0, #1
  7102. 8003316: d102 bne.n 800331e <_isatty_r+0x1a>
  7103. 8003318: 6823 ldr r3, [r4, #0]
  7104. 800331a: b103 cbz r3, 800331e <_isatty_r+0x1a>
  7105. 800331c: 602b str r3, [r5, #0]
  7106. 800331e: bd38 pop {r3, r4, r5, pc}
  7107. 8003320: 20000320 .word 0x20000320
  7108. 08003324 <_lseek_r>:
  7109. 8003324: b538 push {r3, r4, r5, lr}
  7110. 8003326: 4605 mov r5, r0
  7111. 8003328: 4608 mov r0, r1
  7112. 800332a: 4611 mov r1, r2
  7113. 800332c: 2200 movs r2, #0
  7114. 800332e: 4c05 ldr r4, [pc, #20] ; (8003344 <_lseek_r+0x20>)
  7115. 8003330: 6022 str r2, [r4, #0]
  7116. 8003332: 461a mov r2, r3
  7117. 8003334: f000 f842 bl 80033bc <_lseek>
  7118. 8003338: 1c43 adds r3, r0, #1
  7119. 800333a: d102 bne.n 8003342 <_lseek_r+0x1e>
  7120. 800333c: 6823 ldr r3, [r4, #0]
  7121. 800333e: b103 cbz r3, 8003342 <_lseek_r+0x1e>
  7122. 8003340: 602b str r3, [r5, #0]
  7123. 8003342: bd38 pop {r3, r4, r5, pc}
  7124. 8003344: 20000320 .word 0x20000320
  7125. 08003348 <memchr>:
  7126. 8003348: b510 push {r4, lr}
  7127. 800334a: b2c9 uxtb r1, r1
  7128. 800334c: 4402 add r2, r0
  7129. 800334e: 4290 cmp r0, r2
  7130. 8003350: 4603 mov r3, r0
  7131. 8003352: d101 bne.n 8003358 <memchr+0x10>
  7132. 8003354: 2000 movs r0, #0
  7133. 8003356: bd10 pop {r4, pc}
  7134. 8003358: 781c ldrb r4, [r3, #0]
  7135. 800335a: 3001 adds r0, #1
  7136. 800335c: 428c cmp r4, r1
  7137. 800335e: d1f6 bne.n 800334e <memchr+0x6>
  7138. 8003360: 4618 mov r0, r3
  7139. 8003362: bd10 pop {r4, pc}
  7140. 08003364 <__malloc_lock>:
  7141. 8003364: 4770 bx lr
  7142. 08003366 <__malloc_unlock>:
  7143. 8003366: 4770 bx lr
  7144. 08003368 <_read_r>:
  7145. 8003368: b538 push {r3, r4, r5, lr}
  7146. 800336a: 4605 mov r5, r0
  7147. 800336c: 4608 mov r0, r1
  7148. 800336e: 4611 mov r1, r2
  7149. 8003370: 2200 movs r2, #0
  7150. 8003372: 4c05 ldr r4, [pc, #20] ; (8003388 <_read_r+0x20>)
  7151. 8003374: 6022 str r2, [r4, #0]
  7152. 8003376: 461a mov r2, r3
  7153. 8003378: f000 f828 bl 80033cc <_read>
  7154. 800337c: 1c43 adds r3, r0, #1
  7155. 800337e: d102 bne.n 8003386 <_read_r+0x1e>
  7156. 8003380: 6823 ldr r3, [r4, #0]
  7157. 8003382: b103 cbz r3, 8003386 <_read_r+0x1e>
  7158. 8003384: 602b str r3, [r5, #0]
  7159. 8003386: bd38 pop {r3, r4, r5, pc}
  7160. 8003388: 20000320 .word 0x20000320
  7161. 0800338c <_close>:
  7162. 800338c: 2258 movs r2, #88 ; 0x58
  7163. 800338e: 4b02 ldr r3, [pc, #8] ; (8003398 <_close+0xc>)
  7164. 8003390: f04f 30ff mov.w r0, #4294967295
  7165. 8003394: 601a str r2, [r3, #0]
  7166. 8003396: 4770 bx lr
  7167. 8003398: 20000320 .word 0x20000320
  7168. 0800339c <_fstat>:
  7169. 800339c: 2258 movs r2, #88 ; 0x58
  7170. 800339e: 4b02 ldr r3, [pc, #8] ; (80033a8 <_fstat+0xc>)
  7171. 80033a0: f04f 30ff mov.w r0, #4294967295
  7172. 80033a4: 601a str r2, [r3, #0]
  7173. 80033a6: 4770 bx lr
  7174. 80033a8: 20000320 .word 0x20000320
  7175. 080033ac <_isatty>:
  7176. 80033ac: 2258 movs r2, #88 ; 0x58
  7177. 80033ae: 4b02 ldr r3, [pc, #8] ; (80033b8 <_isatty+0xc>)
  7178. 80033b0: 2000 movs r0, #0
  7179. 80033b2: 601a str r2, [r3, #0]
  7180. 80033b4: 4770 bx lr
  7181. 80033b6: bf00 nop
  7182. 80033b8: 20000320 .word 0x20000320
  7183. 080033bc <_lseek>:
  7184. 80033bc: 2258 movs r2, #88 ; 0x58
  7185. 80033be: 4b02 ldr r3, [pc, #8] ; (80033c8 <_lseek+0xc>)
  7186. 80033c0: f04f 30ff mov.w r0, #4294967295
  7187. 80033c4: 601a str r2, [r3, #0]
  7188. 80033c6: 4770 bx lr
  7189. 80033c8: 20000320 .word 0x20000320
  7190. 080033cc <_read>:
  7191. 80033cc: 2258 movs r2, #88 ; 0x58
  7192. 80033ce: 4b02 ldr r3, [pc, #8] ; (80033d8 <_read+0xc>)
  7193. 80033d0: f04f 30ff mov.w r0, #4294967295
  7194. 80033d4: 601a str r2, [r3, #0]
  7195. 80033d6: 4770 bx lr
  7196. 80033d8: 20000320 .word 0x20000320
  7197. 080033dc <_sbrk>:
  7198. 80033dc: 4b04 ldr r3, [pc, #16] ; (80033f0 <_sbrk+0x14>)
  7199. 80033de: 4602 mov r2, r0
  7200. 80033e0: 6819 ldr r1, [r3, #0]
  7201. 80033e2: b909 cbnz r1, 80033e8 <_sbrk+0xc>
  7202. 80033e4: 4903 ldr r1, [pc, #12] ; (80033f4 <_sbrk+0x18>)
  7203. 80033e6: 6019 str r1, [r3, #0]
  7204. 80033e8: 6818 ldr r0, [r3, #0]
  7205. 80033ea: 4402 add r2, r0
  7206. 80033ec: 601a str r2, [r3, #0]
  7207. 80033ee: 4770 bx lr
  7208. 80033f0: 20000184 .word 0x20000184
  7209. 80033f4: 20000324 .word 0x20000324
  7210. 080033f8 <_init>:
  7211. 80033f8: b5f8 push {r3, r4, r5, r6, r7, lr}
  7212. 80033fa: bf00 nop
  7213. 80033fc: bcf8 pop {r3, r4, r5, r6, r7}
  7214. 80033fe: bc08 pop {r3}
  7215. 8003400: 469e mov lr, r3
  7216. 8003402: 4770 bx lr
  7217. 08003404 <_fini>:
  7218. 8003404: b5f8 push {r3, r4, r5, r6, r7, lr}
  7219. 8003406: bf00 nop
  7220. 8003408: bcf8 pop {r3, r4, r5, r6, r7}
  7221. 800340a: bc08 pop {r3}
  7222. 800340c: 469e mov lr, r3
  7223. 800340e: 4770 bx lr