STM32F103_RGB_Controller.list 421 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034100351003610037100381003910040100411004210043100441004510046100471004810049100501005110052100531005410055100561005710058100591006010061100621006310064100651006610067100681006910070100711007210073100741007510076100771007810079100801008110082100831008410085100861008710088100891009010091100921009310094100951009610097100981009910100101011010210103101041010510106101071010810109101101011110112101131011410115101161011710118101191012010121101221012310124101251012610127101281012910130101311013210133101341013510136101371013810139101401014110142101431014410145101461014710148101491015010151101521015310154101551015610157101581015910160101611016210163101641016510166101671016810169101701017110172101731017410175101761017710178101791018010181101821018310184101851018610187101881018910190101911019210193101941019510196101971019810199102001020110202102031020410205102061020710208102091021010211102121021310214102151021610217102181021910220102211022210223102241022510226102271022810229102301023110232102331023410235102361023710238102391024010241102421024310244102451024610247102481024910250102511025210253102541025510256102571025810259102601026110262102631026410265102661026710268102691027010271102721027310274102751027610277102781027910280102811028210283102841028510286102871028810289102901029110292102931029410295102961029710298102991030010301103021030310304103051030610307103081030910310103111031210313103141031510316103171031810319103201032110322103231032410325103261032710328103291033010331103321033310334103351033610337103381033910340103411034210343103441034510346103471034810349103501035110352103531035410355103561035710358103591036010361103621036310364103651036610367103681036910370103711037210373103741037510376103771037810379103801038110382103831038410385103861038710388103891039010391103921039310394103951039610397103981039910400104011040210403104041040510406
  1. STM32F103_RGB_Controller.elf: file format elf32-littlearm
  2. Sections:
  3. Idx Name Size VMA LMA File off Algn
  4. 0 .isr_vector 000001e4 08004000 08004000 00004000 2**0
  5. CONTENTS, ALLOC, LOAD, READONLY, DATA
  6. 1 .text 0000441c 080041e4 080041e4 000041e4 2**2
  7. CONTENTS, ALLOC, LOAD, READONLY, CODE
  8. 2 .rodata 000002b0 08008600 08008600 00008600 2**2
  9. CONTENTS, ALLOC, LOAD, READONLY, DATA
  10. 3 .init_array 00000004 080088b0 080088b0 000088b0 2**2
  11. CONTENTS, ALLOC, LOAD, DATA
  12. 4 .fini_array 00000004 080088b4 080088b4 000088b4 2**2
  13. CONTENTS, ALLOC, LOAD, DATA
  14. 5 .data 00000070 20000000 080088b8 00010000 2**2
  15. CONTENTS, ALLOC, LOAD, DATA
  16. 6 .bss 00000640 20000070 08008928 00010070 2**2
  17. ALLOC
  18. 7 ._user_heap_stack 00000600 200006b0 08008928 000106b0 2**0
  19. ALLOC
  20. 8 .ARM.attributes 00000029 00000000 00000000 00010070 2**0
  21. CONTENTS, READONLY
  22. 9 .debug_info 0001df7f 00000000 00000000 00010099 2**0
  23. CONTENTS, READONLY, DEBUGGING
  24. 10 .debug_abbrev 0000378c 00000000 00000000 0002e018 2**0
  25. CONTENTS, READONLY, DEBUGGING
  26. 11 .debug_loc 0000a901 00000000 00000000 000317a4 2**0
  27. CONTENTS, READONLY, DEBUGGING
  28. 12 .debug_aranges 00000cc8 00000000 00000000 0003c0a8 2**3
  29. CONTENTS, READONLY, DEBUGGING
  30. 13 .debug_ranges 000013f0 00000000 00000000 0003cd70 2**3
  31. CONTENTS, READONLY, DEBUGGING
  32. 14 .debug_line 00008338 00000000 00000000 0003e160 2**0
  33. CONTENTS, READONLY, DEBUGGING
  34. 15 .debug_str 00004a88 00000000 00000000 00046498 2**0
  35. CONTENTS, READONLY, DEBUGGING
  36. 16 .comment 0000007c 00000000 00000000 0004af20 2**0
  37. CONTENTS, READONLY
  38. 17 .debug_frame 00003078 00000000 00000000 0004af9c 2**2
  39. CONTENTS, READONLY, DEBUGGING
  40. 18 .stab 00000084 00000000 00000000 0004e014 2**2
  41. CONTENTS, READONLY, DEBUGGING
  42. 19 .stabstr 00000117 00000000 00000000 0004e098 2**0
  43. CONTENTS, READONLY, DEBUGGING
  44. Disassembly of section .text:
  45. 080041e4 <__do_global_dtors_aux>:
  46. 80041e4: b510 push {r4, lr}
  47. 80041e6: 4c05 ldr r4, [pc, #20] ; (80041fc <__do_global_dtors_aux+0x18>)
  48. 80041e8: 7823 ldrb r3, [r4, #0]
  49. 80041ea: b933 cbnz r3, 80041fa <__do_global_dtors_aux+0x16>
  50. 80041ec: 4b04 ldr r3, [pc, #16] ; (8004200 <__do_global_dtors_aux+0x1c>)
  51. 80041ee: b113 cbz r3, 80041f6 <__do_global_dtors_aux+0x12>
  52. 80041f0: 4804 ldr r0, [pc, #16] ; (8004204 <__do_global_dtors_aux+0x20>)
  53. 80041f2: f3af 8000 nop.w
  54. 80041f6: 2301 movs r3, #1
  55. 80041f8: 7023 strb r3, [r4, #0]
  56. 80041fa: bd10 pop {r4, pc}
  57. 80041fc: 20000070 .word 0x20000070
  58. 8004200: 00000000 .word 0x00000000
  59. 8004204: 080085e8 .word 0x080085e8
  60. 08004208 <frame_dummy>:
  61. 8004208: b508 push {r3, lr}
  62. 800420a: 4b03 ldr r3, [pc, #12] ; (8004218 <frame_dummy+0x10>)
  63. 800420c: b11b cbz r3, 8004216 <frame_dummy+0xe>
  64. 800420e: 4903 ldr r1, [pc, #12] ; (800421c <frame_dummy+0x14>)
  65. 8004210: 4803 ldr r0, [pc, #12] ; (8004220 <frame_dummy+0x18>)
  66. 8004212: f3af 8000 nop.w
  67. 8004216: bd08 pop {r3, pc}
  68. 8004218: 00000000 .word 0x00000000
  69. 800421c: 20000074 .word 0x20000074
  70. 8004220: 080085e8 .word 0x080085e8
  71. 08004224 <HAL_InitTick>:
  72. * implementation in user file.
  73. * @param TickPriority Tick interrupt priority.
  74. * @retval HAL status
  75. */
  76. __weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  77. {
  78. 8004224: b538 push {r3, r4, r5, lr}
  79. /* Configure the SysTick to have interrupt in 1ms time basis*/
  80. if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
  81. 8004226: 4b0e ldr r3, [pc, #56] ; (8004260 <HAL_InitTick+0x3c>)
  82. {
  83. 8004228: 4605 mov r5, r0
  84. if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
  85. 800422a: 7818 ldrb r0, [r3, #0]
  86. 800422c: f44f 737a mov.w r3, #1000 ; 0x3e8
  87. 8004230: fbb3 f3f0 udiv r3, r3, r0
  88. 8004234: 4a0b ldr r2, [pc, #44] ; (8004264 <HAL_InitTick+0x40>)
  89. 8004236: 6810 ldr r0, [r2, #0]
  90. 8004238: fbb0 f0f3 udiv r0, r0, r3
  91. 800423c: f000 f89e bl 800437c <HAL_SYSTICK_Config>
  92. 8004240: 4604 mov r4, r0
  93. 8004242: b958 cbnz r0, 800425c <HAL_InitTick+0x38>
  94. {
  95. return HAL_ERROR;
  96. }
  97. /* Configure the SysTick IRQ priority */
  98. if (TickPriority < (1UL << __NVIC_PRIO_BITS))
  99. 8004244: 2d0f cmp r5, #15
  100. 8004246: d809 bhi.n 800425c <HAL_InitTick+0x38>
  101. {
  102. HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
  103. 8004248: 4602 mov r2, r0
  104. 800424a: 4629 mov r1, r5
  105. 800424c: f04f 30ff mov.w r0, #4294967295
  106. 8004250: f000 f854 bl 80042fc <HAL_NVIC_SetPriority>
  107. uwTickPrio = TickPriority;
  108. 8004254: 4b04 ldr r3, [pc, #16] ; (8004268 <HAL_InitTick+0x44>)
  109. 8004256: 4620 mov r0, r4
  110. 8004258: 601d str r5, [r3, #0]
  111. 800425a: bd38 pop {r3, r4, r5, pc}
  112. return HAL_ERROR;
  113. 800425c: 2001 movs r0, #1
  114. return HAL_ERROR;
  115. }
  116. /* Return function status */
  117. return HAL_OK;
  118. }
  119. 800425e: bd38 pop {r3, r4, r5, pc}
  120. 8004260: 20000000 .word 0x20000000
  121. 8004264: 20000008 .word 0x20000008
  122. 8004268: 20000004 .word 0x20000004
  123. 0800426c <HAL_Init>:
  124. __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
  125. 800426c: 4a07 ldr r2, [pc, #28] ; (800428c <HAL_Init+0x20>)
  126. {
  127. 800426e: b508 push {r3, lr}
  128. __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
  129. 8004270: 6813 ldr r3, [r2, #0]
  130. HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  131. 8004272: 2003 movs r0, #3
  132. __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
  133. 8004274: f043 0310 orr.w r3, r3, #16
  134. 8004278: 6013 str r3, [r2, #0]
  135. HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  136. 800427a: f000 f82d bl 80042d8 <HAL_NVIC_SetPriorityGrouping>
  137. HAL_InitTick(TICK_INT_PRIORITY);
  138. 800427e: 2000 movs r0, #0
  139. 8004280: f7ff ffd0 bl 8004224 <HAL_InitTick>
  140. HAL_MspInit();
  141. 8004284: f002 ffa0 bl 80071c8 <HAL_MspInit>
  142. }
  143. 8004288: 2000 movs r0, #0
  144. 800428a: bd08 pop {r3, pc}
  145. 800428c: 40022000 .word 0x40022000
  146. 08004290 <HAL_IncTick>:
  147. * implementations in user file.
  148. * @retval None
  149. */
  150. __weak void HAL_IncTick(void)
  151. {
  152. uwTick += uwTickFreq;
  153. 8004290: 4a03 ldr r2, [pc, #12] ; (80042a0 <HAL_IncTick+0x10>)
  154. 8004292: 4b04 ldr r3, [pc, #16] ; (80042a4 <HAL_IncTick+0x14>)
  155. 8004294: 6811 ldr r1, [r2, #0]
  156. 8004296: 781b ldrb r3, [r3, #0]
  157. 8004298: 440b add r3, r1
  158. 800429a: 6013 str r3, [r2, #0]
  159. 800429c: 4770 bx lr
  160. 800429e: bf00 nop
  161. 80042a0: 20000384 .word 0x20000384
  162. 80042a4: 20000000 .word 0x20000000
  163. 080042a8 <HAL_GetTick>:
  164. * implementations in user file.
  165. * @retval tick value
  166. */
  167. __weak uint32_t HAL_GetTick(void)
  168. {
  169. return uwTick;
  170. 80042a8: 4b01 ldr r3, [pc, #4] ; (80042b0 <HAL_GetTick+0x8>)
  171. 80042aa: 6818 ldr r0, [r3, #0]
  172. }
  173. 80042ac: 4770 bx lr
  174. 80042ae: bf00 nop
  175. 80042b0: 20000384 .word 0x20000384
  176. 080042b4 <HAL_Delay>:
  177. * implementations in user file.
  178. * @param Delay specifies the delay time length, in milliseconds.
  179. * @retval None
  180. */
  181. __weak void HAL_Delay(uint32_t Delay)
  182. {
  183. 80042b4: b538 push {r3, r4, r5, lr}
  184. 80042b6: 4604 mov r4, r0
  185. uint32_t tickstart = HAL_GetTick();
  186. 80042b8: f7ff fff6 bl 80042a8 <HAL_GetTick>
  187. 80042bc: 4605 mov r5, r0
  188. uint32_t wait = Delay;
  189. /* Add a freq to guarantee minimum wait */
  190. if (wait < HAL_MAX_DELAY)
  191. 80042be: 1c63 adds r3, r4, #1
  192. {
  193. wait += (uint32_t)(uwTickFreq);
  194. 80042c0: bf1e ittt ne
  195. 80042c2: 4b04 ldrne r3, [pc, #16] ; (80042d4 <HAL_Delay+0x20>)
  196. 80042c4: 781b ldrbne r3, [r3, #0]
  197. 80042c6: 18e4 addne r4, r4, r3
  198. }
  199. while ((HAL_GetTick() - tickstart) < wait)
  200. 80042c8: f7ff ffee bl 80042a8 <HAL_GetTick>
  201. 80042cc: 1b40 subs r0, r0, r5
  202. 80042ce: 4284 cmp r4, r0
  203. 80042d0: d8fa bhi.n 80042c8 <HAL_Delay+0x14>
  204. {
  205. }
  206. }
  207. 80042d2: bd38 pop {r3, r4, r5, pc}
  208. 80042d4: 20000000 .word 0x20000000
  209. 080042d8 <HAL_NVIC_SetPriorityGrouping>:
  210. __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
  211. {
  212. uint32_t reg_value;
  213. uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
  214. reg_value = SCB->AIRCR; /* read old register configuration */
  215. 80042d8: 4a07 ldr r2, [pc, #28] ; (80042f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  216. reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
  217. reg_value = (reg_value |
  218. ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  219. (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */
  220. 80042da: 0200 lsls r0, r0, #8
  221. reg_value = SCB->AIRCR; /* read old register configuration */
  222. 80042dc: 68d3 ldr r3, [r2, #12]
  223. (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */
  224. 80042de: f400 60e0 and.w r0, r0, #1792 ; 0x700
  225. reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
  226. 80042e2: f423 63e0 bic.w r3, r3, #1792 ; 0x700
  227. 80042e6: 041b lsls r3, r3, #16
  228. 80042e8: 0c1b lsrs r3, r3, #16
  229. 80042ea: f043 63bf orr.w r3, r3, #100139008 ; 0x5f80000
  230. 80042ee: f443 3300 orr.w r3, r3, #131072 ; 0x20000
  231. reg_value = (reg_value |
  232. 80042f2: 4303 orrs r3, r0
  233. SCB->AIRCR = reg_value;
  234. 80042f4: 60d3 str r3, [r2, #12]
  235. 80042f6: 4770 bx lr
  236. 80042f8: e000ed00 .word 0xe000ed00
  237. 080042fc <HAL_NVIC_SetPriority>:
  238. \details Reads the priority grouping field from the NVIC Interrupt Controller.
  239. \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
  240. */
  241. __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
  242. {
  243. return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  244. 80042fc: 4b17 ldr r3, [pc, #92] ; (800435c <HAL_NVIC_SetPriority+0x60>)
  245. * This parameter can be a value between 0 and 15
  246. * A lower priority value indicates a higher priority.
  247. * @retval None
  248. */
  249. void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
  250. {
  251. 80042fe: b530 push {r4, r5, lr}
  252. 8004300: 68dc ldr r4, [r3, #12]
  253. 8004302: f3c4 2402 ubfx r4, r4, #8, #3
  254. {
  255. uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
  256. uint32_t PreemptPriorityBits;
  257. uint32_t SubPriorityBits;
  258. PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  259. 8004306: f1c4 0307 rsb r3, r4, #7
  260. SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
  261. 800430a: 1d25 adds r5, r4, #4
  262. PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  263. 800430c: 2b04 cmp r3, #4
  264. 800430e: bf28 it cs
  265. 8004310: 2304 movcs r3, #4
  266. SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
  267. 8004312: 2d06 cmp r5, #6
  268. return (
  269. ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
  270. 8004314: f04f 0501 mov.w r5, #1
  271. SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
  272. 8004318: bf98 it ls
  273. 800431a: 2400 movls r4, #0
  274. ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
  275. 800431c: fa05 f303 lsl.w r3, r5, r3
  276. 8004320: f103 33ff add.w r3, r3, #4294967295
  277. SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
  278. 8004324: bf88 it hi
  279. 8004326: 3c03 subhi r4, #3
  280. ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
  281. 8004328: 4019 ands r1, r3
  282. 800432a: 40a1 lsls r1, r4
  283. ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
  284. 800432c: fa05 f404 lsl.w r4, r5, r4
  285. 8004330: 3c01 subs r4, #1
  286. 8004332: 4022 ands r2, r4
  287. if ((int32_t)(IRQn) < 0)
  288. 8004334: 2800 cmp r0, #0
  289. ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
  290. 8004336: ea42 0201 orr.w r2, r2, r1
  291. 800433a: ea4f 1202 mov.w r2, r2, lsl #4
  292. NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  293. 800433e: bfaf iteee ge
  294. 8004340: f100 4060 addge.w r0, r0, #3758096384 ; 0xe0000000
  295. SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  296. 8004344: 4b06 ldrlt r3, [pc, #24] ; (8004360 <HAL_NVIC_SetPriority+0x64>)
  297. 8004346: f000 000f andlt.w r0, r0, #15
  298. 800434a: b2d2 uxtblt r2, r2
  299. NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  300. 800434c: bfa5 ittet ge
  301. 800434e: b2d2 uxtbge r2, r2
  302. 8004350: f500 4061 addge.w r0, r0, #57600 ; 0xe100
  303. SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  304. 8004354: 541a strblt r2, [r3, r0]
  305. NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  306. 8004356: f880 2300 strbge.w r2, [r0, #768] ; 0x300
  307. 800435a: bd30 pop {r4, r5, pc}
  308. 800435c: e000ed00 .word 0xe000ed00
  309. 8004360: e000ed14 .word 0xe000ed14
  310. 08004364 <HAL_NVIC_EnableIRQ>:
  311. NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  312. 8004364: 2301 movs r3, #1
  313. 8004366: 0942 lsrs r2, r0, #5
  314. 8004368: f000 001f and.w r0, r0, #31
  315. 800436c: fa03 f000 lsl.w r0, r3, r0
  316. 8004370: 4b01 ldr r3, [pc, #4] ; (8004378 <HAL_NVIC_EnableIRQ+0x14>)
  317. 8004372: f843 0022 str.w r0, [r3, r2, lsl #2]
  318. 8004376: 4770 bx lr
  319. 8004378: e000e100 .word 0xe000e100
  320. 0800437c <HAL_SYSTICK_Config>:
  321. function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
  322. must contain a vendor-specific implementation of this function.
  323. */
  324. __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
  325. {
  326. if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  327. 800437c: 3801 subs r0, #1
  328. 800437e: f1b0 7f80 cmp.w r0, #16777216 ; 0x1000000
  329. 8004382: d20a bcs.n 800439a <HAL_SYSTICK_Config+0x1e>
  330. SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  331. 8004384: 21f0 movs r1, #240 ; 0xf0
  332. {
  333. return (1UL); /* Reload value impossible */
  334. }
  335. SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
  336. 8004386: 4b06 ldr r3, [pc, #24] ; (80043a0 <HAL_SYSTICK_Config+0x24>)
  337. SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  338. 8004388: 4a06 ldr r2, [pc, #24] ; (80043a4 <HAL_SYSTICK_Config+0x28>)
  339. SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
  340. 800438a: 6058 str r0, [r3, #4]
  341. SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  342. 800438c: f882 1023 strb.w r1, [r2, #35] ; 0x23
  343. NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  344. SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
  345. 8004390: 2000 movs r0, #0
  346. SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
  347. 8004392: 2207 movs r2, #7
  348. SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
  349. 8004394: 6098 str r0, [r3, #8]
  350. SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
  351. 8004396: 601a str r2, [r3, #0]
  352. 8004398: 4770 bx lr
  353. return (1UL); /* Reload value impossible */
  354. 800439a: 2001 movs r0, #1
  355. * - 1 Function failed.
  356. */
  357. uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
  358. {
  359. return SysTick_Config(TicksNumb);
  360. }
  361. 800439c: 4770 bx lr
  362. 800439e: bf00 nop
  363. 80043a0: e000e010 .word 0xe000e010
  364. 80043a4: e000ed00 .word 0xe000ed00
  365. 080043a8 <HAL_DMA_Abort_IT>:
  366. */
  367. HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
  368. {
  369. HAL_StatusTypeDef status = HAL_OK;
  370. if(HAL_DMA_STATE_BUSY != hdma->State)
  371. 80043a8: f890 3021 ldrb.w r3, [r0, #33] ; 0x21
  372. {
  373. 80043ac: b510 push {r4, lr}
  374. if(HAL_DMA_STATE_BUSY != hdma->State)
  375. 80043ae: 2b02 cmp r3, #2
  376. 80043b0: d003 beq.n 80043ba <HAL_DMA_Abort_IT+0x12>
  377. {
  378. /* no transfer ongoing */
  379. hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
  380. 80043b2: 2304 movs r3, #4
  381. 80043b4: 6383 str r3, [r0, #56] ; 0x38
  382. status = HAL_ERROR;
  383. 80043b6: 2001 movs r0, #1
  384. 80043b8: bd10 pop {r4, pc}
  385. }
  386. else
  387. {
  388. /* Disable DMA IT */
  389. __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
  390. 80043ba: 6803 ldr r3, [r0, #0]
  391. 80043bc: 681a ldr r2, [r3, #0]
  392. 80043be: f022 020e bic.w r2, r2, #14
  393. 80043c2: 601a str r2, [r3, #0]
  394. /* Disable the channel */
  395. __HAL_DMA_DISABLE(hdma);
  396. 80043c4: 681a ldr r2, [r3, #0]
  397. 80043c6: f022 0201 bic.w r2, r2, #1
  398. 80043ca: 601a str r2, [r3, #0]
  399. /* Clear all flags */
  400. __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
  401. 80043cc: 4a29 ldr r2, [pc, #164] ; (8004474 <HAL_DMA_Abort_IT+0xcc>)
  402. 80043ce: 4293 cmp r3, r2
  403. 80043d0: d924 bls.n 800441c <HAL_DMA_Abort_IT+0x74>
  404. 80043d2: f502 7262 add.w r2, r2, #904 ; 0x388
  405. 80043d6: 4293 cmp r3, r2
  406. 80043d8: d019 beq.n 800440e <HAL_DMA_Abort_IT+0x66>
  407. 80043da: 3214 adds r2, #20
  408. 80043dc: 4293 cmp r3, r2
  409. 80043de: d018 beq.n 8004412 <HAL_DMA_Abort_IT+0x6a>
  410. 80043e0: 3214 adds r2, #20
  411. 80043e2: 4293 cmp r3, r2
  412. 80043e4: d017 beq.n 8004416 <HAL_DMA_Abort_IT+0x6e>
  413. 80043e6: 3214 adds r2, #20
  414. 80043e8: 4293 cmp r3, r2
  415. 80043ea: bf0c ite eq
  416. 80043ec: f44f 5380 moveq.w r3, #4096 ; 0x1000
  417. 80043f0: f44f 3380 movne.w r3, #65536 ; 0x10000
  418. 80043f4: 4a20 ldr r2, [pc, #128] ; (8004478 <HAL_DMA_Abort_IT+0xd0>)
  419. 80043f6: 6053 str r3, [r2, #4]
  420. /* Change the DMA state */
  421. hdma->State = HAL_DMA_STATE_READY;
  422. 80043f8: 2301 movs r3, #1
  423. /* Process Unlocked */
  424. __HAL_UNLOCK(hdma);
  425. 80043fa: 2400 movs r4, #0
  426. hdma->State = HAL_DMA_STATE_READY;
  427. 80043fc: f880 3021 strb.w r3, [r0, #33] ; 0x21
  428. /* Call User Abort callback */
  429. if(hdma->XferAbortCallback != NULL)
  430. 8004400: 6b43 ldr r3, [r0, #52] ; 0x34
  431. __HAL_UNLOCK(hdma);
  432. 8004402: f880 4020 strb.w r4, [r0, #32]
  433. if(hdma->XferAbortCallback != NULL)
  434. 8004406: b39b cbz r3, 8004470 <HAL_DMA_Abort_IT+0xc8>
  435. {
  436. hdma->XferAbortCallback(hdma);
  437. 8004408: 4798 blx r3
  438. HAL_StatusTypeDef status = HAL_OK;
  439. 800440a: 4620 mov r0, r4
  440. 800440c: bd10 pop {r4, pc}
  441. __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
  442. 800440e: 2301 movs r3, #1
  443. 8004410: e7f0 b.n 80043f4 <HAL_DMA_Abort_IT+0x4c>
  444. 8004412: 2310 movs r3, #16
  445. 8004414: e7ee b.n 80043f4 <HAL_DMA_Abort_IT+0x4c>
  446. 8004416: f44f 7380 mov.w r3, #256 ; 0x100
  447. 800441a: e7eb b.n 80043f4 <HAL_DMA_Abort_IT+0x4c>
  448. 800441c: 4917 ldr r1, [pc, #92] ; (800447c <HAL_DMA_Abort_IT+0xd4>)
  449. 800441e: 428b cmp r3, r1
  450. 8004420: d016 beq.n 8004450 <HAL_DMA_Abort_IT+0xa8>
  451. 8004422: 3114 adds r1, #20
  452. 8004424: 428b cmp r3, r1
  453. 8004426: d015 beq.n 8004454 <HAL_DMA_Abort_IT+0xac>
  454. 8004428: 3114 adds r1, #20
  455. 800442a: 428b cmp r3, r1
  456. 800442c: d014 beq.n 8004458 <HAL_DMA_Abort_IT+0xb0>
  457. 800442e: 3114 adds r1, #20
  458. 8004430: 428b cmp r3, r1
  459. 8004432: d014 beq.n 800445e <HAL_DMA_Abort_IT+0xb6>
  460. 8004434: 3114 adds r1, #20
  461. 8004436: 428b cmp r3, r1
  462. 8004438: d014 beq.n 8004464 <HAL_DMA_Abort_IT+0xbc>
  463. 800443a: 3114 adds r1, #20
  464. 800443c: 428b cmp r3, r1
  465. 800443e: d014 beq.n 800446a <HAL_DMA_Abort_IT+0xc2>
  466. 8004440: 4293 cmp r3, r2
  467. 8004442: bf14 ite ne
  468. 8004444: f44f 3380 movne.w r3, #65536 ; 0x10000
  469. 8004448: f04f 7380 moveq.w r3, #16777216 ; 0x1000000
  470. 800444c: 4a0c ldr r2, [pc, #48] ; (8004480 <HAL_DMA_Abort_IT+0xd8>)
  471. 800444e: e7d2 b.n 80043f6 <HAL_DMA_Abort_IT+0x4e>
  472. 8004450: 2301 movs r3, #1
  473. 8004452: e7fb b.n 800444c <HAL_DMA_Abort_IT+0xa4>
  474. 8004454: 2310 movs r3, #16
  475. 8004456: e7f9 b.n 800444c <HAL_DMA_Abort_IT+0xa4>
  476. 8004458: f44f 7380 mov.w r3, #256 ; 0x100
  477. 800445c: e7f6 b.n 800444c <HAL_DMA_Abort_IT+0xa4>
  478. 800445e: f44f 5380 mov.w r3, #4096 ; 0x1000
  479. 8004462: e7f3 b.n 800444c <HAL_DMA_Abort_IT+0xa4>
  480. 8004464: f44f 3380 mov.w r3, #65536 ; 0x10000
  481. 8004468: e7f0 b.n 800444c <HAL_DMA_Abort_IT+0xa4>
  482. 800446a: f44f 1380 mov.w r3, #1048576 ; 0x100000
  483. 800446e: e7ed b.n 800444c <HAL_DMA_Abort_IT+0xa4>
  484. HAL_StatusTypeDef status = HAL_OK;
  485. 8004470: 4618 mov r0, r3
  486. }
  487. }
  488. return status;
  489. }
  490. 8004472: bd10 pop {r4, pc}
  491. 8004474: 40020080 .word 0x40020080
  492. 8004478: 40020400 .word 0x40020400
  493. 800447c: 40020008 .word 0x40020008
  494. 8004480: 40020000 .word 0x40020000
  495. 08004484 <HAL_GPIO_Init>:
  496. * @param GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  497. * the configuration information for the specified GPIO peripheral.
  498. * @retval None
  499. */
  500. void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
  501. {
  502. 8004484: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  503. uint32_t position;
  504. uint32_t ioposition = 0x00U;
  505. uint32_t iocurrent = 0x00U;
  506. uint32_t temp = 0x00U;
  507. uint32_t config = 0x00U;
  508. 8004488: 2200 movs r2, #0
  509. assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  510. assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  511. assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  512. /* Configure the port pins */
  513. for (position = 0U; position < GPIO_NUMBER; position++)
  514. 800448a: 4616 mov r6, r2
  515. /*--------------------- EXTI Mode Configuration ------------------------*/
  516. /* Configure the External Interrupt or event for the current IO */
  517. if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
  518. {
  519. /* Enable AFIO Clock */
  520. __HAL_RCC_AFIO_CLK_ENABLE();
  521. 800448c: 4f6c ldr r7, [pc, #432] ; (8004640 <HAL_GPIO_Init+0x1bc>)
  522. 800448e: 4b6d ldr r3, [pc, #436] ; (8004644 <HAL_GPIO_Init+0x1c0>)
  523. temp = AFIO->EXTICR[position >> 2U];
  524. CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
  525. SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
  526. 8004490: f8df e1b8 ldr.w lr, [pc, #440] ; 800464c <HAL_GPIO_Init+0x1c8>
  527. switch (GPIO_Init->Mode)
  528. 8004494: f8df c1b8 ldr.w ip, [pc, #440] ; 8004650 <HAL_GPIO_Init+0x1cc>
  529. ioposition = (0x01U << position);
  530. 8004498: f04f 0801 mov.w r8, #1
  531. iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
  532. 800449c: 680c ldr r4, [r1, #0]
  533. ioposition = (0x01U << position);
  534. 800449e: fa08 f806 lsl.w r8, r8, r6
  535. iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
  536. 80044a2: ea08 0404 and.w r4, r8, r4
  537. if (iocurrent == ioposition)
  538. 80044a6: 45a0 cmp r8, r4
  539. 80044a8: f040 8085 bne.w 80045b6 <HAL_GPIO_Init+0x132>
  540. switch (GPIO_Init->Mode)
  541. 80044ac: 684d ldr r5, [r1, #4]
  542. 80044ae: 2d12 cmp r5, #18
  543. 80044b0: f000 80b7 beq.w 8004622 <HAL_GPIO_Init+0x19e>
  544. 80044b4: f200 808d bhi.w 80045d2 <HAL_GPIO_Init+0x14e>
  545. 80044b8: 2d02 cmp r5, #2
  546. 80044ba: f000 80af beq.w 800461c <HAL_GPIO_Init+0x198>
  547. 80044be: f200 8081 bhi.w 80045c4 <HAL_GPIO_Init+0x140>
  548. 80044c2: 2d00 cmp r5, #0
  549. 80044c4: f000 8091 beq.w 80045ea <HAL_GPIO_Init+0x166>
  550. 80044c8: 2d01 cmp r5, #1
  551. 80044ca: f000 80a5 beq.w 8004618 <HAL_GPIO_Init+0x194>
  552. MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
  553. 80044ce: f04f 090f mov.w r9, #15
  554. configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH;
  555. 80044d2: 2cff cmp r4, #255 ; 0xff
  556. 80044d4: bf93 iteet ls
  557. 80044d6: 4682 movls sl, r0
  558. 80044d8: f106 4580 addhi.w r5, r6, #1073741824 ; 0x40000000
  559. 80044dc: 3d08 subhi r5, #8
  560. 80044de: f8d0 b000 ldrls.w fp, [r0]
  561. 80044e2: bf92 itee ls
  562. 80044e4: 00b5 lslls r5, r6, #2
  563. 80044e6: f8d0 b004 ldrhi.w fp, [r0, #4]
  564. 80044ea: 00ad lslhi r5, r5, #2
  565. MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
  566. 80044ec: fa09 f805 lsl.w r8, r9, r5
  567. 80044f0: ea2b 0808 bic.w r8, fp, r8
  568. 80044f4: fa02 f505 lsl.w r5, r2, r5
  569. configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH;
  570. 80044f8: bf88 it hi
  571. 80044fa: f100 0a04 addhi.w sl, r0, #4
  572. MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
  573. 80044fe: ea48 0505 orr.w r5, r8, r5
  574. 8004502: f8ca 5000 str.w r5, [sl]
  575. if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
  576. 8004506: f8d1 a004 ldr.w sl, [r1, #4]
  577. 800450a: f01a 5f80 tst.w sl, #268435456 ; 0x10000000
  578. 800450e: d052 beq.n 80045b6 <HAL_GPIO_Init+0x132>
  579. __HAL_RCC_AFIO_CLK_ENABLE();
  580. 8004510: 69bd ldr r5, [r7, #24]
  581. 8004512: f026 0803 bic.w r8, r6, #3
  582. 8004516: f045 0501 orr.w r5, r5, #1
  583. 800451a: 61bd str r5, [r7, #24]
  584. 800451c: 69bd ldr r5, [r7, #24]
  585. 800451e: f108 4880 add.w r8, r8, #1073741824 ; 0x40000000
  586. 8004522: f005 0501 and.w r5, r5, #1
  587. 8004526: 9501 str r5, [sp, #4]
  588. 8004528: f508 3880 add.w r8, r8, #65536 ; 0x10000
  589. CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
  590. 800452c: f006 0b03 and.w fp, r6, #3
  591. __HAL_RCC_AFIO_CLK_ENABLE();
  592. 8004530: 9d01 ldr r5, [sp, #4]
  593. CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
  594. 8004532: ea4f 0b8b mov.w fp, fp, lsl #2
  595. temp = AFIO->EXTICR[position >> 2U];
  596. 8004536: f8d8 5008 ldr.w r5, [r8, #8]
  597. CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
  598. 800453a: fa09 f90b lsl.w r9, r9, fp
  599. 800453e: ea25 0909 bic.w r9, r5, r9
  600. SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
  601. 8004542: 4d41 ldr r5, [pc, #260] ; (8004648 <HAL_GPIO_Init+0x1c4>)
  602. 8004544: 42a8 cmp r0, r5
  603. 8004546: d071 beq.n 800462c <HAL_GPIO_Init+0x1a8>
  604. 8004548: f505 6580 add.w r5, r5, #1024 ; 0x400
  605. 800454c: 42a8 cmp r0, r5
  606. 800454e: d06f beq.n 8004630 <HAL_GPIO_Init+0x1ac>
  607. 8004550: f505 6580 add.w r5, r5, #1024 ; 0x400
  608. 8004554: 42a8 cmp r0, r5
  609. 8004556: d06d beq.n 8004634 <HAL_GPIO_Init+0x1b0>
  610. 8004558: f505 6580 add.w r5, r5, #1024 ; 0x400
  611. 800455c: 42a8 cmp r0, r5
  612. 800455e: d06b beq.n 8004638 <HAL_GPIO_Init+0x1b4>
  613. 8004560: f505 6580 add.w r5, r5, #1024 ; 0x400
  614. 8004564: 42a8 cmp r0, r5
  615. 8004566: d069 beq.n 800463c <HAL_GPIO_Init+0x1b8>
  616. 8004568: 4570 cmp r0, lr
  617. 800456a: bf0c ite eq
  618. 800456c: 2505 moveq r5, #5
  619. 800456e: 2506 movne r5, #6
  620. 8004570: fa05 f50b lsl.w r5, r5, fp
  621. 8004574: ea45 0509 orr.w r5, r5, r9
  622. AFIO->EXTICR[position >> 2U] = temp;
  623. 8004578: f8c8 5008 str.w r5, [r8, #8]
  624. /* Configure the interrupt mask */
  625. if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
  626. {
  627. SET_BIT(EXTI->IMR, iocurrent);
  628. 800457c: 681d ldr r5, [r3, #0]
  629. if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
  630. 800457e: f41a 3f80 tst.w sl, #65536 ; 0x10000
  631. SET_BIT(EXTI->IMR, iocurrent);
  632. 8004582: bf14 ite ne
  633. 8004584: 4325 orrne r5, r4
  634. }
  635. else
  636. {
  637. CLEAR_BIT(EXTI->IMR, iocurrent);
  638. 8004586: 43a5 biceq r5, r4
  639. 8004588: 601d str r5, [r3, #0]
  640. }
  641. /* Configure the event mask */
  642. if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
  643. {
  644. SET_BIT(EXTI->EMR, iocurrent);
  645. 800458a: 685d ldr r5, [r3, #4]
  646. if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
  647. 800458c: f41a 3f00 tst.w sl, #131072 ; 0x20000
  648. SET_BIT(EXTI->EMR, iocurrent);
  649. 8004590: bf14 ite ne
  650. 8004592: 4325 orrne r5, r4
  651. }
  652. else
  653. {
  654. CLEAR_BIT(EXTI->EMR, iocurrent);
  655. 8004594: 43a5 biceq r5, r4
  656. 8004596: 605d str r5, [r3, #4]
  657. }
  658. /* Enable or disable the rising trigger */
  659. if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
  660. {
  661. SET_BIT(EXTI->RTSR, iocurrent);
  662. 8004598: 689d ldr r5, [r3, #8]
  663. if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
  664. 800459a: f41a 1f80 tst.w sl, #1048576 ; 0x100000
  665. SET_BIT(EXTI->RTSR, iocurrent);
  666. 800459e: bf14 ite ne
  667. 80045a0: 4325 orrne r5, r4
  668. }
  669. else
  670. {
  671. CLEAR_BIT(EXTI->RTSR, iocurrent);
  672. 80045a2: 43a5 biceq r5, r4
  673. 80045a4: 609d str r5, [r3, #8]
  674. }
  675. /* Enable or disable the falling trigger */
  676. if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
  677. {
  678. SET_BIT(EXTI->FTSR, iocurrent);
  679. 80045a6: 68dd ldr r5, [r3, #12]
  680. if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
  681. 80045a8: f41a 1f00 tst.w sl, #2097152 ; 0x200000
  682. SET_BIT(EXTI->FTSR, iocurrent);
  683. 80045ac: bf14 ite ne
  684. 80045ae: 432c orrne r4, r5
  685. }
  686. else
  687. {
  688. CLEAR_BIT(EXTI->FTSR, iocurrent);
  689. 80045b0: ea25 0404 biceq.w r4, r5, r4
  690. 80045b4: 60dc str r4, [r3, #12]
  691. for (position = 0U; position < GPIO_NUMBER; position++)
  692. 80045b6: 3601 adds r6, #1
  693. 80045b8: 2e10 cmp r6, #16
  694. 80045ba: f47f af6d bne.w 8004498 <HAL_GPIO_Init+0x14>
  695. }
  696. }
  697. }
  698. }
  699. }
  700. 80045be: b003 add sp, #12
  701. 80045c0: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  702. switch (GPIO_Init->Mode)
  703. 80045c4: 2d03 cmp r5, #3
  704. 80045c6: d025 beq.n 8004614 <HAL_GPIO_Init+0x190>
  705. 80045c8: 2d11 cmp r5, #17
  706. 80045ca: d180 bne.n 80044ce <HAL_GPIO_Init+0x4a>
  707. config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
  708. 80045cc: 68ca ldr r2, [r1, #12]
  709. 80045ce: 3204 adds r2, #4
  710. break;
  711. 80045d0: e77d b.n 80044ce <HAL_GPIO_Init+0x4a>
  712. switch (GPIO_Init->Mode)
  713. 80045d2: 4565 cmp r5, ip
  714. 80045d4: d009 beq.n 80045ea <HAL_GPIO_Init+0x166>
  715. 80045d6: d812 bhi.n 80045fe <HAL_GPIO_Init+0x17a>
  716. 80045d8: f8df 9078 ldr.w r9, [pc, #120] ; 8004654 <HAL_GPIO_Init+0x1d0>
  717. 80045dc: 454d cmp r5, r9
  718. 80045de: d004 beq.n 80045ea <HAL_GPIO_Init+0x166>
  719. 80045e0: f509 3980 add.w r9, r9, #65536 ; 0x10000
  720. 80045e4: 454d cmp r5, r9
  721. 80045e6: f47f af72 bne.w 80044ce <HAL_GPIO_Init+0x4a>
  722. if (GPIO_Init->Pull == GPIO_NOPULL)
  723. 80045ea: 688a ldr r2, [r1, #8]
  724. 80045ec: b1e2 cbz r2, 8004628 <HAL_GPIO_Init+0x1a4>
  725. else if (GPIO_Init->Pull == GPIO_PULLUP)
  726. 80045ee: 2a01 cmp r2, #1
  727. GPIOx->BSRR = ioposition;
  728. 80045f0: bf0c ite eq
  729. 80045f2: f8c0 8010 streq.w r8, [r0, #16]
  730. GPIOx->BRR = ioposition;
  731. 80045f6: f8c0 8014 strne.w r8, [r0, #20]
  732. config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
  733. 80045fa: 2208 movs r2, #8
  734. 80045fc: e767 b.n 80044ce <HAL_GPIO_Init+0x4a>
  735. switch (GPIO_Init->Mode)
  736. 80045fe: f8df 9058 ldr.w r9, [pc, #88] ; 8004658 <HAL_GPIO_Init+0x1d4>
  737. 8004602: 454d cmp r5, r9
  738. 8004604: d0f1 beq.n 80045ea <HAL_GPIO_Init+0x166>
  739. 8004606: f509 3980 add.w r9, r9, #65536 ; 0x10000
  740. 800460a: 454d cmp r5, r9
  741. 800460c: d0ed beq.n 80045ea <HAL_GPIO_Init+0x166>
  742. 800460e: f5a9 1980 sub.w r9, r9, #1048576 ; 0x100000
  743. 8004612: e7e7 b.n 80045e4 <HAL_GPIO_Init+0x160>
  744. config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
  745. 8004614: 2200 movs r2, #0
  746. 8004616: e75a b.n 80044ce <HAL_GPIO_Init+0x4a>
  747. config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
  748. 8004618: 68ca ldr r2, [r1, #12]
  749. break;
  750. 800461a: e758 b.n 80044ce <HAL_GPIO_Init+0x4a>
  751. config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
  752. 800461c: 68ca ldr r2, [r1, #12]
  753. 800461e: 3208 adds r2, #8
  754. break;
  755. 8004620: e755 b.n 80044ce <HAL_GPIO_Init+0x4a>
  756. config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
  757. 8004622: 68ca ldr r2, [r1, #12]
  758. 8004624: 320c adds r2, #12
  759. break;
  760. 8004626: e752 b.n 80044ce <HAL_GPIO_Init+0x4a>
  761. config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
  762. 8004628: 2204 movs r2, #4
  763. 800462a: e750 b.n 80044ce <HAL_GPIO_Init+0x4a>
  764. SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
  765. 800462c: 2500 movs r5, #0
  766. 800462e: e79f b.n 8004570 <HAL_GPIO_Init+0xec>
  767. 8004630: 2501 movs r5, #1
  768. 8004632: e79d b.n 8004570 <HAL_GPIO_Init+0xec>
  769. 8004634: 2502 movs r5, #2
  770. 8004636: e79b b.n 8004570 <HAL_GPIO_Init+0xec>
  771. 8004638: 2503 movs r5, #3
  772. 800463a: e799 b.n 8004570 <HAL_GPIO_Init+0xec>
  773. 800463c: 2504 movs r5, #4
  774. 800463e: e797 b.n 8004570 <HAL_GPIO_Init+0xec>
  775. 8004640: 40021000 .word 0x40021000
  776. 8004644: 40010400 .word 0x40010400
  777. 8004648: 40010800 .word 0x40010800
  778. 800464c: 40011c00 .word 0x40011c00
  779. 8004650: 10210000 .word 0x10210000
  780. 8004654: 10110000 .word 0x10110000
  781. 8004658: 10310000 .word 0x10310000
  782. 0800465c <HAL_GPIO_ReadPin>:
  783. GPIO_PinState bitstatus;
  784. /* Check the parameters */
  785. assert_param(IS_GPIO_PIN(GPIO_Pin));
  786. if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
  787. 800465c: 6883 ldr r3, [r0, #8]
  788. 800465e: 4219 tst r1, r3
  789. else
  790. {
  791. bitstatus = GPIO_PIN_RESET;
  792. }
  793. return bitstatus;
  794. }
  795. 8004660: bf14 ite ne
  796. 8004662: 2001 movne r0, #1
  797. 8004664: 2000 moveq r0, #0
  798. 8004666: 4770 bx lr
  799. 08004668 <HAL_GPIO_WritePin>:
  800. {
  801. /* Check the parameters */
  802. assert_param(IS_GPIO_PIN(GPIO_Pin));
  803. assert_param(IS_GPIO_PIN_ACTION(PinState));
  804. if (PinState != GPIO_PIN_RESET)
  805. 8004668: b10a cbz r2, 800466e <HAL_GPIO_WritePin+0x6>
  806. {
  807. GPIOx->BSRR = GPIO_Pin;
  808. }
  809. else
  810. {
  811. GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  812. 800466a: 6101 str r1, [r0, #16]
  813. 800466c: 4770 bx lr
  814. 800466e: 0409 lsls r1, r1, #16
  815. 8004670: e7fb b.n 800466a <HAL_GPIO_WritePin+0x2>
  816. 08004672 <HAL_GPIO_TogglePin>:
  817. void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
  818. {
  819. /* Check the parameters */
  820. assert_param(IS_GPIO_PIN(GPIO_Pin));
  821. GPIOx->ODR ^= GPIO_Pin;
  822. 8004672: 68c3 ldr r3, [r0, #12]
  823. 8004674: 4059 eors r1, r3
  824. 8004676: 60c1 str r1, [r0, #12]
  825. 8004678: 4770 bx lr
  826. 0800467a <I2C_IsAcknowledgeFailed>:
  827. * the configuration information for the specified I2C.
  828. * @retval HAL status
  829. */
  830. static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
  831. {
  832. if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
  833. 800467a: 6802 ldr r2, [r0, #0]
  834. 800467c: 6953 ldr r3, [r2, #20]
  835. 800467e: f413 6380 ands.w r3, r3, #1024 ; 0x400
  836. 8004682: d00d beq.n 80046a0 <I2C_IsAcknowledgeFailed+0x26>
  837. {
  838. /* Clear NACKF Flag */
  839. __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  840. 8004684: f46f 6380 mvn.w r3, #1024 ; 0x400
  841. 8004688: 6153 str r3, [r2, #20]
  842. hi2c->ErrorCode = HAL_I2C_ERROR_AF;
  843. 800468a: 2304 movs r3, #4
  844. hi2c->PreviousState = I2C_STATE_NONE;
  845. hi2c->State= HAL_I2C_STATE_READY;
  846. 800468c: 2220 movs r2, #32
  847. hi2c->ErrorCode = HAL_I2C_ERROR_AF;
  848. 800468e: 6403 str r3, [r0, #64] ; 0x40
  849. hi2c->PreviousState = I2C_STATE_NONE;
  850. 8004690: 2300 movs r3, #0
  851. 8004692: 6303 str r3, [r0, #48] ; 0x30
  852. /* Process Unlocked */
  853. __HAL_UNLOCK(hi2c);
  854. 8004694: f880 303c strb.w r3, [r0, #60] ; 0x3c
  855. hi2c->State= HAL_I2C_STATE_READY;
  856. 8004698: f880 203d strb.w r2, [r0, #61] ; 0x3d
  857. return HAL_ERROR;
  858. 800469c: 2001 movs r0, #1
  859. 800469e: 4770 bx lr
  860. }
  861. return HAL_OK;
  862. 80046a0: 4618 mov r0, r3
  863. }
  864. 80046a2: 4770 bx lr
  865. 080046a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  866. {
  867. 80046a4: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  868. 80046a8: 4604 mov r4, r0
  869. 80046aa: 4617 mov r7, r2
  870. 80046ac: 4699 mov r9, r3
  871. while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
  872. 80046ae: f3c1 4807 ubfx r8, r1, #16, #8
  873. 80046b2: b28e uxth r6, r1
  874. 80046b4: 6825 ldr r5, [r4, #0]
  875. 80046b6: f1b8 0f01 cmp.w r8, #1
  876. 80046ba: bf0c ite eq
  877. 80046bc: 696b ldreq r3, [r5, #20]
  878. 80046be: 69ab ldrne r3, [r5, #24]
  879. 80046c0: ea36 0303 bics.w r3, r6, r3
  880. 80046c4: bf14 ite ne
  881. 80046c6: 2001 movne r0, #1
  882. 80046c8: 2000 moveq r0, #0
  883. 80046ca: b908 cbnz r0, 80046d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
  884. }
  885. 80046cc: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  886. if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
  887. 80046d0: 696b ldr r3, [r5, #20]
  888. 80046d2: 055a lsls r2, r3, #21
  889. 80046d4: d512 bpl.n 80046fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
  890. hi2c->Instance->CR1 |= I2C_CR1_STOP;
  891. 80046d6: 682b ldr r3, [r5, #0]
  892. hi2c->State= HAL_I2C_STATE_READY;
  893. 80046d8: 2220 movs r2, #32
  894. hi2c->Instance->CR1 |= I2C_CR1_STOP;
  895. 80046da: f443 7300 orr.w r3, r3, #512 ; 0x200
  896. 80046de: 602b str r3, [r5, #0]
  897. __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  898. 80046e0: f46f 6380 mvn.w r3, #1024 ; 0x400
  899. 80046e4: 616b str r3, [r5, #20]
  900. hi2c->ErrorCode = HAL_I2C_ERROR_AF;
  901. 80046e6: 2304 movs r3, #4
  902. 80046e8: 6423 str r3, [r4, #64] ; 0x40
  903. hi2c->PreviousState = I2C_STATE_NONE;
  904. 80046ea: 2300 movs r3, #0
  905. return HAL_ERROR;
  906. 80046ec: 2001 movs r0, #1
  907. hi2c->PreviousState = I2C_STATE_NONE;
  908. 80046ee: 6323 str r3, [r4, #48] ; 0x30
  909. __HAL_UNLOCK(hi2c);
  910. 80046f0: f884 303c strb.w r3, [r4, #60] ; 0x3c
  911. hi2c->State= HAL_I2C_STATE_READY;
  912. 80046f4: f884 203d strb.w r2, [r4, #61] ; 0x3d
  913. return HAL_ERROR;
  914. 80046f8: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  915. if(Timeout != HAL_MAX_DELAY)
  916. 80046fc: 1c7b adds r3, r7, #1
  917. 80046fe: d0d9 beq.n 80046b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
  918. if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
  919. 8004700: b94f cbnz r7, 8004716 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
  920. hi2c->PreviousState = I2C_STATE_NONE;
  921. 8004702: 2300 movs r3, #0
  922. hi2c->State= HAL_I2C_STATE_READY;
  923. 8004704: 2220 movs r2, #32
  924. hi2c->PreviousState = I2C_STATE_NONE;
  925. 8004706: 6323 str r3, [r4, #48] ; 0x30
  926. __HAL_UNLOCK(hi2c);
  927. 8004708: f884 303c strb.w r3, [r4, #60] ; 0x3c
  928. hi2c->State= HAL_I2C_STATE_READY;
  929. 800470c: f884 203d strb.w r2, [r4, #61] ; 0x3d
  930. return HAL_TIMEOUT;
  931. 8004710: 2003 movs r0, #3
  932. 8004712: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  933. if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
  934. 8004716: f7ff fdc7 bl 80042a8 <HAL_GetTick>
  935. 800471a: eba0 0009 sub.w r0, r0, r9
  936. 800471e: 4287 cmp r7, r0
  937. 8004720: d2c8 bcs.n 80046b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
  938. 8004722: e7ee b.n 8004702 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>
  939. 08004724 <I2C_WaitOnFlagUntilTimeout>:
  940. {
  941. 8004724: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  942. 8004728: 4604 mov r4, r0
  943. 800472a: 4690 mov r8, r2
  944. 800472c: 461f mov r7, r3
  945. 800472e: 9e08 ldr r6, [sp, #32]
  946. while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status)
  947. 8004730: f3c1 4907 ubfx r9, r1, #16, #8
  948. 8004734: b28d uxth r5, r1
  949. 8004736: 6823 ldr r3, [r4, #0]
  950. 8004738: f1b9 0f01 cmp.w r9, #1
  951. 800473c: bf0c ite eq
  952. 800473e: 695b ldreq r3, [r3, #20]
  953. 8004740: 699b ldrne r3, [r3, #24]
  954. 8004742: ea35 0303 bics.w r3, r5, r3
  955. 8004746: bf0c ite eq
  956. 8004748: 2301 moveq r3, #1
  957. 800474a: 2300 movne r3, #0
  958. 800474c: 4543 cmp r3, r8
  959. 800474e: d002 beq.n 8004756 <I2C_WaitOnFlagUntilTimeout+0x32>
  960. return HAL_OK;
  961. 8004750: 2000 movs r0, #0
  962. }
  963. 8004752: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  964. if(Timeout != HAL_MAX_DELAY)
  965. 8004756: 1c7b adds r3, r7, #1
  966. 8004758: d0ed beq.n 8004736 <I2C_WaitOnFlagUntilTimeout+0x12>
  967. if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
  968. 800475a: b95f cbnz r7, 8004774 <I2C_WaitOnFlagUntilTimeout+0x50>
  969. hi2c->PreviousState = I2C_STATE_NONE;
  970. 800475c: 2300 movs r3, #0
  971. hi2c->State= HAL_I2C_STATE_READY;
  972. 800475e: 2220 movs r2, #32
  973. hi2c->PreviousState = I2C_STATE_NONE;
  974. 8004760: 6323 str r3, [r4, #48] ; 0x30
  975. __HAL_UNLOCK(hi2c);
  976. 8004762: f884 303c strb.w r3, [r4, #60] ; 0x3c
  977. hi2c->State= HAL_I2C_STATE_READY;
  978. 8004766: f884 203d strb.w r2, [r4, #61] ; 0x3d
  979. __HAL_UNLOCK(hi2c);
  980. 800476a: 2003 movs r0, #3
  981. hi2c->Mode = HAL_I2C_MODE_NONE;
  982. 800476c: f884 303e strb.w r3, [r4, #62] ; 0x3e
  983. 8004770: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  984. if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
  985. 8004774: f7ff fd98 bl 80042a8 <HAL_GetTick>
  986. 8004778: 1b80 subs r0, r0, r6
  987. 800477a: 4287 cmp r7, r0
  988. 800477c: d2db bcs.n 8004736 <I2C_WaitOnFlagUntilTimeout+0x12>
  989. 800477e: e7ed b.n 800475c <I2C_WaitOnFlagUntilTimeout+0x38>
  990. 08004780 <I2C_WaitOnTXEFlagUntilTimeout>:
  991. {
  992. 8004780: b570 push {r4, r5, r6, lr}
  993. 8004782: 4604 mov r4, r0
  994. 8004784: 460d mov r5, r1
  995. 8004786: 4616 mov r6, r2
  996. while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
  997. 8004788: 6823 ldr r3, [r4, #0]
  998. 800478a: 695b ldr r3, [r3, #20]
  999. 800478c: 061b lsls r3, r3, #24
  1000. 800478e: d501 bpl.n 8004794 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  1001. return HAL_OK;
  1002. 8004790: 2000 movs r0, #0
  1003. 8004792: bd70 pop {r4, r5, r6, pc}
  1004. if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
  1005. 8004794: 4620 mov r0, r4
  1006. 8004796: f7ff ff70 bl 800467a <I2C_IsAcknowledgeFailed>
  1007. 800479a: b9a8 cbnz r0, 80047c8 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
  1008. if(Timeout != HAL_MAX_DELAY)
  1009. 800479c: 1c6a adds r2, r5, #1
  1010. 800479e: d0f3 beq.n 8004788 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
  1011. if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
  1012. 80047a0: b965 cbnz r5, 80047bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
  1013. hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
  1014. 80047a2: 6c23 ldr r3, [r4, #64] ; 0x40
  1015. hi2c->State= HAL_I2C_STATE_READY;
  1016. 80047a4: 2220 movs r2, #32
  1017. hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
  1018. 80047a6: f043 0320 orr.w r3, r3, #32
  1019. 80047aa: 6423 str r3, [r4, #64] ; 0x40
  1020. hi2c->PreviousState = I2C_STATE_NONE;
  1021. 80047ac: 2300 movs r3, #0
  1022. __HAL_UNLOCK(hi2c);
  1023. 80047ae: 2003 movs r0, #3
  1024. hi2c->PreviousState = I2C_STATE_NONE;
  1025. 80047b0: 6323 str r3, [r4, #48] ; 0x30
  1026. __HAL_UNLOCK(hi2c);
  1027. 80047b2: f884 303c strb.w r3, [r4, #60] ; 0x3c
  1028. hi2c->State= HAL_I2C_STATE_READY;
  1029. 80047b6: f884 203d strb.w r2, [r4, #61] ; 0x3d
  1030. 80047ba: bd70 pop {r4, r5, r6, pc}
  1031. if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
  1032. 80047bc: f7ff fd74 bl 80042a8 <HAL_GetTick>
  1033. 80047c0: 1b80 subs r0, r0, r6
  1034. 80047c2: 4285 cmp r5, r0
  1035. 80047c4: d2e0 bcs.n 8004788 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
  1036. 80047c6: e7ec b.n 80047a2 <I2C_WaitOnTXEFlagUntilTimeout+0x22>
  1037. return HAL_ERROR;
  1038. 80047c8: 2001 movs r0, #1
  1039. }
  1040. 80047ca: bd70 pop {r4, r5, r6, pc}
  1041. 080047cc <I2C_RequestMemoryWrite>:
  1042. {
  1043. 80047cc: e92d 41ff stmdb sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  1044. 80047d0: 4615 mov r5, r2
  1045. hi2c->Instance->CR1 |= I2C_CR1_START;
  1046. 80047d2: 6802 ldr r2, [r0, #0]
  1047. {
  1048. 80047d4: 4698 mov r8, r3
  1049. hi2c->Instance->CR1 |= I2C_CR1_START;
  1050. 80047d6: 6813 ldr r3, [r2, #0]
  1051. {
  1052. 80047d8: 9e0b ldr r6, [sp, #44] ; 0x2c
  1053. hi2c->Instance->CR1 |= I2C_CR1_START;
  1054. 80047da: f443 7380 orr.w r3, r3, #256 ; 0x100
  1055. 80047de: 6013 str r3, [r2, #0]
  1056. {
  1057. 80047e0: 460f mov r7, r1
  1058. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
  1059. 80047e2: 9600 str r6, [sp, #0]
  1060. 80047e4: 9b0a ldr r3, [sp, #40] ; 0x28
  1061. 80047e6: 2200 movs r2, #0
  1062. 80047e8: f04f 1101 mov.w r1, #65537 ; 0x10001
  1063. {
  1064. 80047ec: 4604 mov r4, r0
  1065. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
  1066. 80047ee: f7ff ff99 bl 8004724 <I2C_WaitOnFlagUntilTimeout>
  1067. 80047f2: b968 cbnz r0, 8004810 <I2C_RequestMemoryWrite+0x44>
  1068. hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
  1069. 80047f4: 6823 ldr r3, [r4, #0]
  1070. 80047f6: f007 07fe and.w r7, r7, #254 ; 0xfe
  1071. 80047fa: 611f str r7, [r3, #16]
  1072. if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
  1073. 80047fc: 9a0a ldr r2, [sp, #40] ; 0x28
  1074. 80047fe: 4633 mov r3, r6
  1075. 8004800: 491a ldr r1, [pc, #104] ; (800486c <I2C_RequestMemoryWrite+0xa0>)
  1076. 8004802: 4620 mov r0, r4
  1077. 8004804: f7ff ff4e bl 80046a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
  1078. 8004808: b130 cbz r0, 8004818 <I2C_RequestMemoryWrite+0x4c>
  1079. if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
  1080. 800480a: 6c23 ldr r3, [r4, #64] ; 0x40
  1081. 800480c: 2b04 cmp r3, #4
  1082. 800480e: d018 beq.n 8004842 <I2C_RequestMemoryWrite+0x76>
  1083. return HAL_TIMEOUT;
  1084. 8004810: 2003 movs r0, #3
  1085. }
  1086. 8004812: b004 add sp, #16
  1087. 8004814: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  1088. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1089. 8004818: 6823 ldr r3, [r4, #0]
  1090. 800481a: 9003 str r0, [sp, #12]
  1091. 800481c: 695a ldr r2, [r3, #20]
  1092. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1093. 800481e: 990a ldr r1, [sp, #40] ; 0x28
  1094. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1095. 8004820: 9203 str r2, [sp, #12]
  1096. 8004822: 699b ldr r3, [r3, #24]
  1097. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1098. 8004824: 4632 mov r2, r6
  1099. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1100. 8004826: 9303 str r3, [sp, #12]
  1101. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1102. 8004828: 4620 mov r0, r4
  1103. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1104. 800482a: 9b03 ldr r3, [sp, #12]
  1105. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1106. 800482c: f7ff ffa8 bl 8004780 <I2C_WaitOnTXEFlagUntilTimeout>
  1107. 8004830: b148 cbz r0, 8004846 <I2C_RequestMemoryWrite+0x7a>
  1108. if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
  1109. 8004832: 6c23 ldr r3, [r4, #64] ; 0x40
  1110. 8004834: 2b04 cmp r3, #4
  1111. 8004836: d1eb bne.n 8004810 <I2C_RequestMemoryWrite+0x44>
  1112. hi2c->Instance->CR1 |= I2C_CR1_STOP;
  1113. 8004838: 6822 ldr r2, [r4, #0]
  1114. 800483a: 6813 ldr r3, [r2, #0]
  1115. 800483c: f443 7300 orr.w r3, r3, #512 ; 0x200
  1116. 8004840: 6013 str r3, [r2, #0]
  1117. return HAL_ERROR;
  1118. 8004842: 2001 movs r0, #1
  1119. 8004844: e7e5 b.n 8004812 <I2C_RequestMemoryWrite+0x46>
  1120. if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
  1121. 8004846: f1b8 0f01 cmp.w r8, #1
  1122. 800484a: 6823 ldr r3, [r4, #0]
  1123. 800484c: d102 bne.n 8004854 <I2C_RequestMemoryWrite+0x88>
  1124. hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
  1125. 800484e: b2ed uxtb r5, r5
  1126. 8004850: 611d str r5, [r3, #16]
  1127. 8004852: e7de b.n 8004812 <I2C_RequestMemoryWrite+0x46>
  1128. hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
  1129. 8004854: 0a2a lsrs r2, r5, #8
  1130. 8004856: 611a str r2, [r3, #16]
  1131. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1132. 8004858: 990a ldr r1, [sp, #40] ; 0x28
  1133. 800485a: 4632 mov r2, r6
  1134. 800485c: 4620 mov r0, r4
  1135. 800485e: f7ff ff8f bl 8004780 <I2C_WaitOnTXEFlagUntilTimeout>
  1136. 8004862: 2800 cmp r0, #0
  1137. 8004864: d1e5 bne.n 8004832 <I2C_RequestMemoryWrite+0x66>
  1138. hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
  1139. 8004866: 6823 ldr r3, [r4, #0]
  1140. 8004868: e7f1 b.n 800484e <I2C_RequestMemoryWrite+0x82>
  1141. 800486a: bf00 nop
  1142. 800486c: 00010002 .word 0x00010002
  1143. 08004870 <I2C_RequestMemoryRead>:
  1144. {
  1145. 8004870: e92d 41ff stmdb sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  1146. 8004874: 4698 mov r8, r3
  1147. hi2c->Instance->CR1 |= I2C_CR1_ACK;
  1148. 8004876: 6803 ldr r3, [r0, #0]
  1149. {
  1150. 8004878: 4616 mov r6, r2
  1151. hi2c->Instance->CR1 |= I2C_CR1_ACK;
  1152. 800487a: 681a ldr r2, [r3, #0]
  1153. {
  1154. 800487c: 9d0b ldr r5, [sp, #44] ; 0x2c
  1155. hi2c->Instance->CR1 |= I2C_CR1_ACK;
  1156. 800487e: f442 6280 orr.w r2, r2, #1024 ; 0x400
  1157. 8004882: 601a str r2, [r3, #0]
  1158. hi2c->Instance->CR1 |= I2C_CR1_START;
  1159. 8004884: 681a ldr r2, [r3, #0]
  1160. {
  1161. 8004886: 460f mov r7, r1
  1162. hi2c->Instance->CR1 |= I2C_CR1_START;
  1163. 8004888: f442 7280 orr.w r2, r2, #256 ; 0x100
  1164. 800488c: 601a str r2, [r3, #0]
  1165. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
  1166. 800488e: f04f 1101 mov.w r1, #65537 ; 0x10001
  1167. 8004892: 9500 str r5, [sp, #0]
  1168. 8004894: 9b0a ldr r3, [sp, #40] ; 0x28
  1169. 8004896: 2200 movs r2, #0
  1170. {
  1171. 8004898: 4604 mov r4, r0
  1172. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
  1173. 800489a: f7ff ff43 bl 8004724 <I2C_WaitOnFlagUntilTimeout>
  1174. 800489e: b980 cbnz r0, 80048c2 <I2C_RequestMemoryRead+0x52>
  1175. hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
  1176. 80048a0: 6823 ldr r3, [r4, #0]
  1177. 80048a2: b2ff uxtb r7, r7
  1178. 80048a4: f007 02fe and.w r2, r7, #254 ; 0xfe
  1179. 80048a8: 611a str r2, [r3, #16]
  1180. if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
  1181. 80048aa: 492d ldr r1, [pc, #180] ; (8004960 <I2C_RequestMemoryRead+0xf0>)
  1182. 80048ac: 462b mov r3, r5
  1183. 80048ae: 9a0a ldr r2, [sp, #40] ; 0x28
  1184. 80048b0: 4620 mov r0, r4
  1185. 80048b2: f7ff fef7 bl 80046a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
  1186. 80048b6: b140 cbz r0, 80048ca <I2C_RequestMemoryRead+0x5a>
  1187. if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
  1188. 80048b8: 6c23 ldr r3, [r4, #64] ; 0x40
  1189. 80048ba: 2b04 cmp r3, #4
  1190. 80048bc: d101 bne.n 80048c2 <I2C_RequestMemoryRead+0x52>
  1191. return HAL_ERROR;
  1192. 80048be: 2001 movs r0, #1
  1193. 80048c0: e000 b.n 80048c4 <I2C_RequestMemoryRead+0x54>
  1194. return HAL_TIMEOUT;
  1195. 80048c2: 2003 movs r0, #3
  1196. }
  1197. 80048c4: b004 add sp, #16
  1198. 80048c6: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  1199. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1200. 80048ca: 6823 ldr r3, [r4, #0]
  1201. 80048cc: 9003 str r0, [sp, #12]
  1202. 80048ce: 695a ldr r2, [r3, #20]
  1203. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1204. 80048d0: 990a ldr r1, [sp, #40] ; 0x28
  1205. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1206. 80048d2: 9203 str r2, [sp, #12]
  1207. 80048d4: 699b ldr r3, [r3, #24]
  1208. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1209. 80048d6: 462a mov r2, r5
  1210. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1211. 80048d8: 9303 str r3, [sp, #12]
  1212. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1213. 80048da: 4620 mov r0, r4
  1214. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1215. 80048dc: 9b03 ldr r3, [sp, #12]
  1216. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1217. 80048de: f7ff ff4f bl 8004780 <I2C_WaitOnTXEFlagUntilTimeout>
  1218. 80048e2: b140 cbz r0, 80048f6 <I2C_RequestMemoryRead+0x86>
  1219. if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
  1220. 80048e4: 6c23 ldr r3, [r4, #64] ; 0x40
  1221. 80048e6: 2b04 cmp r3, #4
  1222. 80048e8: d1eb bne.n 80048c2 <I2C_RequestMemoryRead+0x52>
  1223. hi2c->Instance->CR1 |= I2C_CR1_STOP;
  1224. 80048ea: 6822 ldr r2, [r4, #0]
  1225. 80048ec: 6813 ldr r3, [r2, #0]
  1226. 80048ee: f443 7300 orr.w r3, r3, #512 ; 0x200
  1227. 80048f2: 6013 str r3, [r2, #0]
  1228. 80048f4: e7e3 b.n 80048be <I2C_RequestMemoryRead+0x4e>
  1229. if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
  1230. 80048f6: f1b8 0f01 cmp.w r8, #1
  1231. 80048fa: 6823 ldr r3, [r4, #0]
  1232. 80048fc: d124 bne.n 8004948 <I2C_RequestMemoryRead+0xd8>
  1233. hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
  1234. 80048fe: b2f6 uxtb r6, r6
  1235. 8004900: 611e str r6, [r3, #16]
  1236. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1237. 8004902: 462a mov r2, r5
  1238. 8004904: 990a ldr r1, [sp, #40] ; 0x28
  1239. 8004906: 4620 mov r0, r4
  1240. 8004908: f7ff ff3a bl 8004780 <I2C_WaitOnTXEFlagUntilTimeout>
  1241. 800490c: 4602 mov r2, r0
  1242. 800490e: 2800 cmp r0, #0
  1243. 8004910: d1e8 bne.n 80048e4 <I2C_RequestMemoryRead+0x74>
  1244. hi2c->Instance->CR1 |= I2C_CR1_START;
  1245. 8004912: 6821 ldr r1, [r4, #0]
  1246. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
  1247. 8004914: 4620 mov r0, r4
  1248. hi2c->Instance->CR1 |= I2C_CR1_START;
  1249. 8004916: 680b ldr r3, [r1, #0]
  1250. 8004918: f443 7380 orr.w r3, r3, #256 ; 0x100
  1251. 800491c: 600b str r3, [r1, #0]
  1252. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
  1253. 800491e: 9500 str r5, [sp, #0]
  1254. 8004920: 9b0a ldr r3, [sp, #40] ; 0x28
  1255. 8004922: f04f 1101 mov.w r1, #65537 ; 0x10001
  1256. 8004926: f7ff fefd bl 8004724 <I2C_WaitOnFlagUntilTimeout>
  1257. 800492a: 2800 cmp r0, #0
  1258. 800492c: d1c9 bne.n 80048c2 <I2C_RequestMemoryRead+0x52>
  1259. hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
  1260. 800492e: 6823 ldr r3, [r4, #0]
  1261. 8004930: f047 0701 orr.w r7, r7, #1
  1262. 8004934: 611f str r7, [r3, #16]
  1263. if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
  1264. 8004936: 9a0a ldr r2, [sp, #40] ; 0x28
  1265. 8004938: 462b mov r3, r5
  1266. 800493a: 4909 ldr r1, [pc, #36] ; (8004960 <I2C_RequestMemoryRead+0xf0>)
  1267. 800493c: 4620 mov r0, r4
  1268. 800493e: f7ff feb1 bl 80046a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
  1269. 8004942: 2800 cmp r0, #0
  1270. 8004944: d1b8 bne.n 80048b8 <I2C_RequestMemoryRead+0x48>
  1271. 8004946: e7bd b.n 80048c4 <I2C_RequestMemoryRead+0x54>
  1272. hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
  1273. 8004948: 0a32 lsrs r2, r6, #8
  1274. 800494a: 611a str r2, [r3, #16]
  1275. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  1276. 800494c: 990a ldr r1, [sp, #40] ; 0x28
  1277. 800494e: 462a mov r2, r5
  1278. 8004950: 4620 mov r0, r4
  1279. 8004952: f7ff ff15 bl 8004780 <I2C_WaitOnTXEFlagUntilTimeout>
  1280. 8004956: 2800 cmp r0, #0
  1281. 8004958: d1c4 bne.n 80048e4 <I2C_RequestMemoryRead+0x74>
  1282. hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
  1283. 800495a: 6823 ldr r3, [r4, #0]
  1284. 800495c: e7cf b.n 80048fe <I2C_RequestMemoryRead+0x8e>
  1285. 800495e: bf00 nop
  1286. 8004960: 00010002 .word 0x00010002
  1287. 08004964 <I2C_WaitOnRXNEFlagUntilTimeout>:
  1288. {
  1289. 8004964: b570 push {r4, r5, r6, lr}
  1290. 8004966: 4604 mov r4, r0
  1291. 8004968: 460d mov r5, r1
  1292. 800496a: 4616 mov r6, r2
  1293. while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
  1294. 800496c: 6820 ldr r0, [r4, #0]
  1295. 800496e: 6943 ldr r3, [r0, #20]
  1296. 8004970: f013 0340 ands.w r3, r3, #64 ; 0x40
  1297. 8004974: d001 beq.n 800497a <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  1298. return HAL_OK;
  1299. 8004976: 2000 movs r0, #0
  1300. }
  1301. 8004978: bd70 pop {r4, r5, r6, pc}
  1302. if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
  1303. 800497a: 6942 ldr r2, [r0, #20]
  1304. 800497c: 06d2 lsls r2, r2, #27
  1305. 800497e: d50b bpl.n 8004998 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
  1306. __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
  1307. 8004980: f06f 0210 mvn.w r2, #16
  1308. 8004984: 6142 str r2, [r0, #20]
  1309. hi2c->State= HAL_I2C_STATE_READY;
  1310. 8004986: 2220 movs r2, #32
  1311. hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  1312. 8004988: 6423 str r3, [r4, #64] ; 0x40
  1313. __HAL_UNLOCK(hi2c);
  1314. 800498a: f884 303c strb.w r3, [r4, #60] ; 0x3c
  1315. hi2c->PreviousState = I2C_STATE_NONE;
  1316. 800498e: 6323 str r3, [r4, #48] ; 0x30
  1317. return HAL_ERROR;
  1318. 8004990: 2001 movs r0, #1
  1319. hi2c->State= HAL_I2C_STATE_READY;
  1320. 8004992: f884 203d strb.w r2, [r4, #61] ; 0x3d
  1321. return HAL_ERROR;
  1322. 8004996: bd70 pop {r4, r5, r6, pc}
  1323. if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
  1324. 8004998: b95d cbnz r5, 80049b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
  1325. hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
  1326. 800499a: 6c23 ldr r3, [r4, #64] ; 0x40
  1327. __HAL_UNLOCK(hi2c);
  1328. 800499c: 2003 movs r0, #3
  1329. hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
  1330. 800499e: f043 0320 orr.w r3, r3, #32
  1331. 80049a2: 6423 str r3, [r4, #64] ; 0x40
  1332. hi2c->State= HAL_I2C_STATE_READY;
  1333. 80049a4: 2320 movs r3, #32
  1334. 80049a6: f884 303d strb.w r3, [r4, #61] ; 0x3d
  1335. __HAL_UNLOCK(hi2c);
  1336. 80049aa: 2300 movs r3, #0
  1337. 80049ac: f884 303c strb.w r3, [r4, #60] ; 0x3c
  1338. 80049b0: bd70 pop {r4, r5, r6, pc}
  1339. if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
  1340. 80049b2: f7ff fc79 bl 80042a8 <HAL_GetTick>
  1341. 80049b6: 1b80 subs r0, r0, r6
  1342. 80049b8: 4285 cmp r5, r0
  1343. 80049ba: d2d7 bcs.n 800496c <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
  1344. 80049bc: e7ed b.n 800499a <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
  1345. 080049be <I2C_WaitOnBTFFlagUntilTimeout>:
  1346. {
  1347. 80049be: b570 push {r4, r5, r6, lr}
  1348. 80049c0: 4604 mov r4, r0
  1349. 80049c2: 460d mov r5, r1
  1350. 80049c4: 4616 mov r6, r2
  1351. while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
  1352. 80049c6: 6823 ldr r3, [r4, #0]
  1353. 80049c8: 695b ldr r3, [r3, #20]
  1354. 80049ca: 075b lsls r3, r3, #29
  1355. 80049cc: d501 bpl.n 80049d2 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  1356. return HAL_OK;
  1357. 80049ce: 2000 movs r0, #0
  1358. 80049d0: bd70 pop {r4, r5, r6, pc}
  1359. if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
  1360. 80049d2: 4620 mov r0, r4
  1361. 80049d4: f7ff fe51 bl 800467a <I2C_IsAcknowledgeFailed>
  1362. 80049d8: b9a8 cbnz r0, 8004a06 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
  1363. if(Timeout != HAL_MAX_DELAY)
  1364. 80049da: 1c6a adds r2, r5, #1
  1365. 80049dc: d0f3 beq.n 80049c6 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
  1366. if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
  1367. 80049de: b965 cbnz r5, 80049fa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
  1368. hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
  1369. 80049e0: 6c23 ldr r3, [r4, #64] ; 0x40
  1370. hi2c->State= HAL_I2C_STATE_READY;
  1371. 80049e2: 2220 movs r2, #32
  1372. hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
  1373. 80049e4: f043 0320 orr.w r3, r3, #32
  1374. 80049e8: 6423 str r3, [r4, #64] ; 0x40
  1375. hi2c->PreviousState = I2C_STATE_NONE;
  1376. 80049ea: 2300 movs r3, #0
  1377. __HAL_UNLOCK(hi2c);
  1378. 80049ec: 2003 movs r0, #3
  1379. hi2c->PreviousState = I2C_STATE_NONE;
  1380. 80049ee: 6323 str r3, [r4, #48] ; 0x30
  1381. __HAL_UNLOCK(hi2c);
  1382. 80049f0: f884 303c strb.w r3, [r4, #60] ; 0x3c
  1383. hi2c->State= HAL_I2C_STATE_READY;
  1384. 80049f4: f884 203d strb.w r2, [r4, #61] ; 0x3d
  1385. 80049f8: bd70 pop {r4, r5, r6, pc}
  1386. if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
  1387. 80049fa: f7ff fc55 bl 80042a8 <HAL_GetTick>
  1388. 80049fe: 1b80 subs r0, r0, r6
  1389. 8004a00: 4285 cmp r5, r0
  1390. 8004a02: d2e0 bcs.n 80049c6 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
  1391. 8004a04: e7ec b.n 80049e0 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
  1392. return HAL_ERROR;
  1393. 8004a06: 2001 movs r0, #1
  1394. }
  1395. 8004a08: bd70 pop {r4, r5, r6, pc}
  1396. ...
  1397. 08004a0c <HAL_I2C_Init>:
  1398. {
  1399. 8004a0c: b538 push {r3, r4, r5, lr}
  1400. if(hi2c == NULL)
  1401. 8004a0e: 4604 mov r4, r0
  1402. 8004a10: b908 cbnz r0, 8004a16 <HAL_I2C_Init+0xa>
  1403. return HAL_ERROR;
  1404. 8004a12: 2001 movs r0, #1
  1405. 8004a14: bd38 pop {r3, r4, r5, pc}
  1406. if(hi2c->State == HAL_I2C_STATE_RESET)
  1407. 8004a16: f890 303d ldrb.w r3, [r0, #61] ; 0x3d
  1408. 8004a1a: f003 02ff and.w r2, r3, #255 ; 0xff
  1409. 8004a1e: b91b cbnz r3, 8004a28 <HAL_I2C_Init+0x1c>
  1410. hi2c->Lock = HAL_UNLOCKED;
  1411. 8004a20: f880 203c strb.w r2, [r0, #60] ; 0x3c
  1412. HAL_I2C_MspInit(hi2c);
  1413. 8004a24: f002 fbf2 bl 800720c <HAL_I2C_MspInit>
  1414. hi2c->State = HAL_I2C_STATE_BUSY;
  1415. 8004a28: 2324 movs r3, #36 ; 0x24
  1416. __HAL_I2C_DISABLE(hi2c);
  1417. 8004a2a: 6822 ldr r2, [r4, #0]
  1418. hi2c->State = HAL_I2C_STATE_BUSY;
  1419. 8004a2c: f884 303d strb.w r3, [r4, #61] ; 0x3d
  1420. __HAL_I2C_DISABLE(hi2c);
  1421. 8004a30: 6813 ldr r3, [r2, #0]
  1422. 8004a32: f023 0301 bic.w r3, r3, #1
  1423. 8004a36: 6013 str r3, [r2, #0]
  1424. pclk1 = HAL_RCC_GetPCLK1Freq();
  1425. 8004a38: f000 fc98 bl 800536c <HAL_RCC_GetPCLK1Freq>
  1426. if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
  1427. 8004a3c: 6863 ldr r3, [r4, #4]
  1428. 8004a3e: 4a2f ldr r2, [pc, #188] ; (8004afc <HAL_I2C_Init+0xf0>)
  1429. 8004a40: 4293 cmp r3, r2
  1430. 8004a42: d830 bhi.n 8004aa6 <HAL_I2C_Init+0x9a>
  1431. 8004a44: 4a2e ldr r2, [pc, #184] ; (8004b00 <HAL_I2C_Init+0xf4>)
  1432. 8004a46: 4290 cmp r0, r2
  1433. 8004a48: d9e3 bls.n 8004a12 <HAL_I2C_Init+0x6>
  1434. freqrange = I2C_FREQRANGE(pclk1);
  1435. 8004a4a: 4a2e ldr r2, [pc, #184] ; (8004b04 <HAL_I2C_Init+0xf8>)
  1436. hi2c->Instance->CR2 = freqrange;
  1437. 8004a4c: 6821 ldr r1, [r4, #0]
  1438. freqrange = I2C_FREQRANGE(pclk1);
  1439. 8004a4e: fbb0 f2f2 udiv r2, r0, r2
  1440. hi2c->Instance->CR2 = freqrange;
  1441. 8004a52: 604a str r2, [r1, #4]
  1442. hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
  1443. 8004a54: 3201 adds r2, #1
  1444. 8004a56: 620a str r2, [r1, #32]
  1445. hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
  1446. 8004a58: 4a28 ldr r2, [pc, #160] ; (8004afc <HAL_I2C_Init+0xf0>)
  1447. 8004a5a: 3801 subs r0, #1
  1448. 8004a5c: 4293 cmp r3, r2
  1449. 8004a5e: d832 bhi.n 8004ac6 <HAL_I2C_Init+0xba>
  1450. 8004a60: 005b lsls r3, r3, #1
  1451. 8004a62: fbb0 f0f3 udiv r0, r0, r3
  1452. 8004a66: 1c43 adds r3, r0, #1
  1453. 8004a68: f3c3 030b ubfx r3, r3, #0, #12
  1454. 8004a6c: 2b04 cmp r3, #4
  1455. 8004a6e: bf38 it cc
  1456. 8004a70: 2304 movcc r3, #4
  1457. 8004a72: 61cb str r3, [r1, #28]
  1458. hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
  1459. 8004a74: 6a22 ldr r2, [r4, #32]
  1460. 8004a76: 69e3 ldr r3, [r4, #28]
  1461. hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  1462. 8004a78: 2000 movs r0, #0
  1463. hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
  1464. 8004a7a: 4313 orrs r3, r2
  1465. 8004a7c: 600b str r3, [r1, #0]
  1466. hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
  1467. 8004a7e: 68e2 ldr r2, [r4, #12]
  1468. 8004a80: 6923 ldr r3, [r4, #16]
  1469. 8004a82: 4313 orrs r3, r2
  1470. 8004a84: 608b str r3, [r1, #8]
  1471. hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
  1472. 8004a86: 69a2 ldr r2, [r4, #24]
  1473. 8004a88: 6963 ldr r3, [r4, #20]
  1474. 8004a8a: 4313 orrs r3, r2
  1475. 8004a8c: 60cb str r3, [r1, #12]
  1476. __HAL_I2C_ENABLE(hi2c);
  1477. 8004a8e: 680b ldr r3, [r1, #0]
  1478. 8004a90: f043 0301 orr.w r3, r3, #1
  1479. 8004a94: 600b str r3, [r1, #0]
  1480. hi2c->State = HAL_I2C_STATE_READY;
  1481. 8004a96: 2320 movs r3, #32
  1482. hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  1483. 8004a98: 6420 str r0, [r4, #64] ; 0x40
  1484. hi2c->State = HAL_I2C_STATE_READY;
  1485. 8004a9a: f884 303d strb.w r3, [r4, #61] ; 0x3d
  1486. hi2c->PreviousState = I2C_STATE_NONE;
  1487. 8004a9e: 6320 str r0, [r4, #48] ; 0x30
  1488. hi2c->Mode = HAL_I2C_MODE_NONE;
  1489. 8004aa0: f884 003e strb.w r0, [r4, #62] ; 0x3e
  1490. return HAL_OK;
  1491. 8004aa4: bd38 pop {r3, r4, r5, pc}
  1492. if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
  1493. 8004aa6: 4a18 ldr r2, [pc, #96] ; (8004b08 <HAL_I2C_Init+0xfc>)
  1494. 8004aa8: 4290 cmp r0, r2
  1495. 8004aaa: d9b2 bls.n 8004a12 <HAL_I2C_Init+0x6>
  1496. freqrange = I2C_FREQRANGE(pclk1);
  1497. 8004aac: 4d15 ldr r5, [pc, #84] ; (8004b04 <HAL_I2C_Init+0xf8>)
  1498. hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
  1499. 8004aae: f44f 7296 mov.w r2, #300 ; 0x12c
  1500. freqrange = I2C_FREQRANGE(pclk1);
  1501. 8004ab2: fbb0 f5f5 udiv r5, r0, r5
  1502. hi2c->Instance->CR2 = freqrange;
  1503. 8004ab6: 6821 ldr r1, [r4, #0]
  1504. hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
  1505. 8004ab8: 436a muls r2, r5
  1506. hi2c->Instance->CR2 = freqrange;
  1507. 8004aba: 604d str r5, [r1, #4]
  1508. hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
  1509. 8004abc: f44f 757a mov.w r5, #1000 ; 0x3e8
  1510. 8004ac0: fbb2 f2f5 udiv r2, r2, r5
  1511. 8004ac4: e7c6 b.n 8004a54 <HAL_I2C_Init+0x48>
  1512. hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
  1513. 8004ac6: 68a2 ldr r2, [r4, #8]
  1514. 8004ac8: b952 cbnz r2, 8004ae0 <HAL_I2C_Init+0xd4>
  1515. 8004aca: eb03 0343 add.w r3, r3, r3, lsl #1
  1516. 8004ace: fbb0 f0f3 udiv r0, r0, r3
  1517. 8004ad2: 1c43 adds r3, r0, #1
  1518. 8004ad4: f3c3 030b ubfx r3, r3, #0, #12
  1519. 8004ad8: b16b cbz r3, 8004af6 <HAL_I2C_Init+0xea>
  1520. 8004ada: f443 4300 orr.w r3, r3, #32768 ; 0x8000
  1521. 8004ade: e7c8 b.n 8004a72 <HAL_I2C_Init+0x66>
  1522. 8004ae0: 2219 movs r2, #25
  1523. 8004ae2: 4353 muls r3, r2
  1524. 8004ae4: fbb0 f0f3 udiv r0, r0, r3
  1525. 8004ae8: 1c43 adds r3, r0, #1
  1526. 8004aea: f3c3 030b ubfx r3, r3, #0, #12
  1527. 8004aee: b113 cbz r3, 8004af6 <HAL_I2C_Init+0xea>
  1528. 8004af0: f443 4340 orr.w r3, r3, #49152 ; 0xc000
  1529. 8004af4: e7bd b.n 8004a72 <HAL_I2C_Init+0x66>
  1530. 8004af6: 2301 movs r3, #1
  1531. 8004af8: e7bb b.n 8004a72 <HAL_I2C_Init+0x66>
  1532. 8004afa: bf00 nop
  1533. 8004afc: 000186a0 .word 0x000186a0
  1534. 8004b00: 001e847f .word 0x001e847f
  1535. 8004b04: 000f4240 .word 0x000f4240
  1536. 8004b08: 003d08ff .word 0x003d08ff
  1537. 08004b0c <HAL_I2C_Mem_Write>:
  1538. {
  1539. 8004b0c: e92d 47f3 stmdb sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  1540. 8004b10: 4604 mov r4, r0
  1541. 8004b12: 469a mov sl, r3
  1542. 8004b14: 4688 mov r8, r1
  1543. 8004b16: 4691 mov r9, r2
  1544. 8004b18: 9e0c ldr r6, [sp, #48] ; 0x30
  1545. tickstart = HAL_GetTick();
  1546. 8004b1a: f7ff fbc5 bl 80042a8 <HAL_GetTick>
  1547. if(hi2c->State == HAL_I2C_STATE_READY)
  1548. 8004b1e: f894 303d ldrb.w r3, [r4, #61] ; 0x3d
  1549. tickstart = HAL_GetTick();
  1550. 8004b22: 4605 mov r5, r0
  1551. if(hi2c->State == HAL_I2C_STATE_READY)
  1552. 8004b24: 2b20 cmp r3, #32
  1553. 8004b26: d003 beq.n 8004b30 <HAL_I2C_Mem_Write+0x24>
  1554. return HAL_BUSY;
  1555. 8004b28: 2002 movs r0, #2
  1556. }
  1557. 8004b2a: b002 add sp, #8
  1558. 8004b2c: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  1559. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
  1560. 8004b30: 9000 str r0, [sp, #0]
  1561. 8004b32: 2319 movs r3, #25
  1562. 8004b34: 2201 movs r2, #1
  1563. 8004b36: 493e ldr r1, [pc, #248] ; (8004c30 <HAL_I2C_Mem_Write+0x124>)
  1564. 8004b38: 4620 mov r0, r4
  1565. 8004b3a: f7ff fdf3 bl 8004724 <I2C_WaitOnFlagUntilTimeout>
  1566. 8004b3e: 2800 cmp r0, #0
  1567. 8004b40: d1f2 bne.n 8004b28 <HAL_I2C_Mem_Write+0x1c>
  1568. __HAL_LOCK(hi2c);
  1569. 8004b42: f894 303c ldrb.w r3, [r4, #60] ; 0x3c
  1570. 8004b46: 2b01 cmp r3, #1
  1571. 8004b48: d0ee beq.n 8004b28 <HAL_I2C_Mem_Write+0x1c>
  1572. 8004b4a: 2301 movs r3, #1
  1573. 8004b4c: f884 303c strb.w r3, [r4, #60] ; 0x3c
  1574. if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
  1575. 8004b50: 6823 ldr r3, [r4, #0]
  1576. hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  1577. 8004b52: 2700 movs r7, #0
  1578. if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
  1579. 8004b54: 681a ldr r2, [r3, #0]
  1580. if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1581. 8004b56: 4641 mov r1, r8
  1582. if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
  1583. 8004b58: 07d2 lsls r2, r2, #31
  1584. __HAL_I2C_ENABLE(hi2c);
  1585. 8004b5a: bf58 it pl
  1586. 8004b5c: 681a ldrpl r2, [r3, #0]
  1587. if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1588. 8004b5e: 4620 mov r0, r4
  1589. __HAL_I2C_ENABLE(hi2c);
  1590. 8004b60: bf5c itt pl
  1591. 8004b62: f042 0201 orrpl.w r2, r2, #1
  1592. 8004b66: 601a strpl r2, [r3, #0]
  1593. hi2c->Instance->CR1 &= ~I2C_CR1_POS;
  1594. 8004b68: 681a ldr r2, [r3, #0]
  1595. 8004b6a: f422 6200 bic.w r2, r2, #2048 ; 0x800
  1596. 8004b6e: 601a str r2, [r3, #0]
  1597. hi2c->State = HAL_I2C_STATE_BUSY_TX;
  1598. 8004b70: 2321 movs r3, #33 ; 0x21
  1599. 8004b72: f884 303d strb.w r3, [r4, #61] ; 0x3d
  1600. hi2c->Mode = HAL_I2C_MODE_MEM;
  1601. 8004b76: 2340 movs r3, #64 ; 0x40
  1602. 8004b78: f884 303e strb.w r3, [r4, #62] ; 0x3e
  1603. hi2c->pBuffPtr = pData;
  1604. 8004b7c: 9b0a ldr r3, [sp, #40] ; 0x28
  1605. hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  1606. 8004b7e: 6427 str r7, [r4, #64] ; 0x40
  1607. hi2c->pBuffPtr = pData;
  1608. 8004b80: 6263 str r3, [r4, #36] ; 0x24
  1609. hi2c->XferCount = Size;
  1610. 8004b82: f8bd 302c ldrh.w r3, [sp, #44] ; 0x2c
  1611. if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1612. 8004b86: 9501 str r5, [sp, #4]
  1613. hi2c->XferCount = Size;
  1614. 8004b88: 8563 strh r3, [r4, #42] ; 0x2a
  1615. hi2c->XferOptions = I2C_NO_OPTION_FRAME;
  1616. 8004b8a: 4b2a ldr r3, [pc, #168] ; (8004c34 <HAL_I2C_Mem_Write+0x128>)
  1617. if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1618. 8004b8c: 9600 str r6, [sp, #0]
  1619. hi2c->XferOptions = I2C_NO_OPTION_FRAME;
  1620. 8004b8e: 62e3 str r3, [r4, #44] ; 0x2c
  1621. hi2c->XferSize = hi2c->XferCount;
  1622. 8004b90: 8d63 ldrh r3, [r4, #42] ; 0x2a
  1623. if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1624. 8004b92: 464a mov r2, r9
  1625. hi2c->XferSize = hi2c->XferCount;
  1626. 8004b94: 8523 strh r3, [r4, #40] ; 0x28
  1627. if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1628. 8004b96: 4653 mov r3, sl
  1629. 8004b98: f7ff fe18 bl 80047cc <I2C_RequestMemoryWrite>
  1630. 8004b9c: 2800 cmp r0, #0
  1631. 8004b9e: d02a beq.n 8004bf6 <HAL_I2C_Mem_Write+0xea>
  1632. if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
  1633. 8004ba0: 6c23 ldr r3, [r4, #64] ; 0x40
  1634. __HAL_UNLOCK(hi2c);
  1635. 8004ba2: f884 703c strb.w r7, [r4, #60] ; 0x3c
  1636. if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
  1637. 8004ba6: 2b04 cmp r3, #4
  1638. 8004ba8: d107 bne.n 8004bba <HAL_I2C_Mem_Write+0xae>
  1639. return HAL_ERROR;
  1640. 8004baa: 2001 movs r0, #1
  1641. 8004bac: e7bd b.n 8004b2a <HAL_I2C_Mem_Write+0x1e>
  1642. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
  1643. 8004bae: f7ff fde7 bl 8004780 <I2C_WaitOnTXEFlagUntilTimeout>
  1644. 8004bb2: b120 cbz r0, 8004bbe <HAL_I2C_Mem_Write+0xb2>
  1645. if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
  1646. 8004bb4: 6c23 ldr r3, [r4, #64] ; 0x40
  1647. 8004bb6: 2b04 cmp r3, #4
  1648. 8004bb8: d034 beq.n 8004c24 <HAL_I2C_Mem_Write+0x118>
  1649. return HAL_TIMEOUT;
  1650. 8004bba: 2003 movs r0, #3
  1651. 8004bbc: e7b5 b.n 8004b2a <HAL_I2C_Mem_Write+0x1e>
  1652. hi2c->Instance->DR = (*hi2c->pBuffPtr++);
  1653. 8004bbe: 6a61 ldr r1, [r4, #36] ; 0x24
  1654. 8004bc0: 6827 ldr r7, [r4, #0]
  1655. 8004bc2: 1c4b adds r3, r1, #1
  1656. 8004bc4: 6263 str r3, [r4, #36] ; 0x24
  1657. 8004bc6: 780b ldrb r3, [r1, #0]
  1658. hi2c->XferSize--;
  1659. 8004bc8: 8d22 ldrh r2, [r4, #40] ; 0x28
  1660. hi2c->Instance->DR = (*hi2c->pBuffPtr++);
  1661. 8004bca: 613b str r3, [r7, #16]
  1662. hi2c->XferCount--;
  1663. 8004bcc: 8d63 ldrh r3, [r4, #42] ; 0x2a
  1664. hi2c->XferSize--;
  1665. 8004bce: 1e50 subs r0, r2, #1
  1666. hi2c->XferCount--;
  1667. 8004bd0: 3b01 subs r3, #1
  1668. 8004bd2: b29b uxth r3, r3
  1669. 8004bd4: 8563 strh r3, [r4, #42] ; 0x2a
  1670. if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
  1671. 8004bd6: 697b ldr r3, [r7, #20]
  1672. hi2c->XferSize--;
  1673. 8004bd8: b280 uxth r0, r0
  1674. if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
  1675. 8004bda: 075b lsls r3, r3, #29
  1676. hi2c->XferSize--;
  1677. 8004bdc: 8520 strh r0, [r4, #40] ; 0x28
  1678. if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
  1679. 8004bde: d50a bpl.n 8004bf6 <HAL_I2C_Mem_Write+0xea>
  1680. 8004be0: b148 cbz r0, 8004bf6 <HAL_I2C_Mem_Write+0xea>
  1681. hi2c->Instance->DR = (*hi2c->pBuffPtr++);
  1682. 8004be2: 1c8b adds r3, r1, #2
  1683. 8004be4: 6263 str r3, [r4, #36] ; 0x24
  1684. 8004be6: 784b ldrb r3, [r1, #1]
  1685. hi2c->XferSize--;
  1686. 8004be8: 3a02 subs r2, #2
  1687. hi2c->Instance->DR = (*hi2c->pBuffPtr++);
  1688. 8004bea: 613b str r3, [r7, #16]
  1689. hi2c->XferCount--;
  1690. 8004bec: 8d63 ldrh r3, [r4, #42] ; 0x2a
  1691. hi2c->XferSize--;
  1692. 8004bee: 8522 strh r2, [r4, #40] ; 0x28
  1693. hi2c->XferCount--;
  1694. 8004bf0: 3b01 subs r3, #1
  1695. 8004bf2: b29b uxth r3, r3
  1696. 8004bf4: 8563 strh r3, [r4, #42] ; 0x2a
  1697. while(hi2c->XferSize > 0U)
  1698. 8004bf6: 8d23 ldrh r3, [r4, #40] ; 0x28
  1699. if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
  1700. 8004bf8: 462a mov r2, r5
  1701. 8004bfa: 4631 mov r1, r6
  1702. 8004bfc: 4620 mov r0, r4
  1703. while(hi2c->XferSize > 0U)
  1704. 8004bfe: 2b00 cmp r3, #0
  1705. 8004c00: d1d5 bne.n 8004bae <HAL_I2C_Mem_Write+0xa2>
  1706. if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
  1707. 8004c02: f7ff fedc bl 80049be <I2C_WaitOnBTFFlagUntilTimeout>
  1708. 8004c06: 2800 cmp r0, #0
  1709. 8004c08: d1d4 bne.n 8004bb4 <HAL_I2C_Mem_Write+0xa8>
  1710. hi2c->Instance->CR1 |= I2C_CR1_STOP;
  1711. 8004c0a: 6822 ldr r2, [r4, #0]
  1712. 8004c0c: 6813 ldr r3, [r2, #0]
  1713. 8004c0e: f443 7300 orr.w r3, r3, #512 ; 0x200
  1714. 8004c12: 6013 str r3, [r2, #0]
  1715. hi2c->State = HAL_I2C_STATE_READY;
  1716. 8004c14: 2320 movs r3, #32
  1717. __HAL_UNLOCK(hi2c);
  1718. 8004c16: f884 003c strb.w r0, [r4, #60] ; 0x3c
  1719. hi2c->State = HAL_I2C_STATE_READY;
  1720. 8004c1a: f884 303d strb.w r3, [r4, #61] ; 0x3d
  1721. hi2c->Mode = HAL_I2C_MODE_NONE;
  1722. 8004c1e: f884 003e strb.w r0, [r4, #62] ; 0x3e
  1723. return HAL_OK;
  1724. 8004c22: e782 b.n 8004b2a <HAL_I2C_Mem_Write+0x1e>
  1725. hi2c->Instance->CR1 |= I2C_CR1_STOP;
  1726. 8004c24: 6822 ldr r2, [r4, #0]
  1727. 8004c26: 6813 ldr r3, [r2, #0]
  1728. 8004c28: f443 7300 orr.w r3, r3, #512 ; 0x200
  1729. 8004c2c: 6013 str r3, [r2, #0]
  1730. 8004c2e: e7bc b.n 8004baa <HAL_I2C_Mem_Write+0x9e>
  1731. 8004c30: 00100002 .word 0x00100002
  1732. 8004c34: ffff0000 .word 0xffff0000
  1733. 08004c38 <HAL_I2C_Mem_Read>:
  1734. {
  1735. 8004c38: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  1736. 8004c3c: 4604 mov r4, r0
  1737. 8004c3e: b086 sub sp, #24
  1738. 8004c40: 469a mov sl, r3
  1739. 8004c42: 460d mov r5, r1
  1740. 8004c44: 4691 mov r9, r2
  1741. 8004c46: 9f10 ldr r7, [sp, #64] ; 0x40
  1742. tickstart = HAL_GetTick();
  1743. 8004c48: f7ff fb2e bl 80042a8 <HAL_GetTick>
  1744. if(hi2c->State == HAL_I2C_STATE_READY)
  1745. 8004c4c: f894 303d ldrb.w r3, [r4, #61] ; 0x3d
  1746. tickstart = HAL_GetTick();
  1747. 8004c50: 4606 mov r6, r0
  1748. if(hi2c->State == HAL_I2C_STATE_READY)
  1749. 8004c52: 2b20 cmp r3, #32
  1750. 8004c54: d004 beq.n 8004c60 <HAL_I2C_Mem_Read+0x28>
  1751. return HAL_BUSY;
  1752. 8004c56: 2502 movs r5, #2
  1753. }
  1754. 8004c58: 4628 mov r0, r5
  1755. 8004c5a: b006 add sp, #24
  1756. 8004c5c: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  1757. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
  1758. 8004c60: 9000 str r0, [sp, #0]
  1759. 8004c62: 2319 movs r3, #25
  1760. 8004c64: 2201 movs r2, #1
  1761. 8004c66: 4981 ldr r1, [pc, #516] ; (8004e6c <HAL_I2C_Mem_Read+0x234>)
  1762. 8004c68: 4620 mov r0, r4
  1763. 8004c6a: f7ff fd5b bl 8004724 <I2C_WaitOnFlagUntilTimeout>
  1764. 8004c6e: 2800 cmp r0, #0
  1765. 8004c70: d1f1 bne.n 8004c56 <HAL_I2C_Mem_Read+0x1e>
  1766. __HAL_LOCK(hi2c);
  1767. 8004c72: f894 303c ldrb.w r3, [r4, #60] ; 0x3c
  1768. 8004c76: 2b01 cmp r3, #1
  1769. 8004c78: d0ed beq.n 8004c56 <HAL_I2C_Mem_Read+0x1e>
  1770. 8004c7a: 2301 movs r3, #1
  1771. 8004c7c: f884 303c strb.w r3, [r4, #60] ; 0x3c
  1772. if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
  1773. 8004c80: 6823 ldr r3, [r4, #0]
  1774. hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  1775. 8004c82: f04f 0800 mov.w r8, #0
  1776. if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
  1777. 8004c86: 681a ldr r2, [r3, #0]
  1778. if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1779. 8004c88: 4629 mov r1, r5
  1780. if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
  1781. 8004c8a: 07d2 lsls r2, r2, #31
  1782. __HAL_I2C_ENABLE(hi2c);
  1783. 8004c8c: bf58 it pl
  1784. 8004c8e: 681a ldrpl r2, [r3, #0]
  1785. if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1786. 8004c90: 4620 mov r0, r4
  1787. __HAL_I2C_ENABLE(hi2c);
  1788. 8004c92: bf5c itt pl
  1789. 8004c94: f042 0201 orrpl.w r2, r2, #1
  1790. 8004c98: 601a strpl r2, [r3, #0]
  1791. hi2c->Instance->CR1 &= ~I2C_CR1_POS;
  1792. 8004c9a: 681a ldr r2, [r3, #0]
  1793. 8004c9c: f422 6200 bic.w r2, r2, #2048 ; 0x800
  1794. 8004ca0: 601a str r2, [r3, #0]
  1795. hi2c->State = HAL_I2C_STATE_BUSY_RX;
  1796. 8004ca2: 2322 movs r3, #34 ; 0x22
  1797. 8004ca4: f884 303d strb.w r3, [r4, #61] ; 0x3d
  1798. hi2c->Mode = HAL_I2C_MODE_MEM;
  1799. 8004ca8: 2340 movs r3, #64 ; 0x40
  1800. 8004caa: f884 303e strb.w r3, [r4, #62] ; 0x3e
  1801. hi2c->pBuffPtr = pData;
  1802. 8004cae: 9b0e ldr r3, [sp, #56] ; 0x38
  1803. hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  1804. 8004cb0: f8c4 8040 str.w r8, [r4, #64] ; 0x40
  1805. hi2c->pBuffPtr = pData;
  1806. 8004cb4: 6263 str r3, [r4, #36] ; 0x24
  1807. hi2c->XferCount = Size;
  1808. 8004cb6: f8bd 303c ldrh.w r3, [sp, #60] ; 0x3c
  1809. if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1810. 8004cba: 9601 str r6, [sp, #4]
  1811. hi2c->XferCount = Size;
  1812. 8004cbc: 8563 strh r3, [r4, #42] ; 0x2a
  1813. hi2c->XferOptions = I2C_NO_OPTION_FRAME;
  1814. 8004cbe: 4b6c ldr r3, [pc, #432] ; (8004e70 <HAL_I2C_Mem_Read+0x238>)
  1815. if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1816. 8004cc0: 9700 str r7, [sp, #0]
  1817. hi2c->XferOptions = I2C_NO_OPTION_FRAME;
  1818. 8004cc2: 62e3 str r3, [r4, #44] ; 0x2c
  1819. hi2c->XferSize = hi2c->XferCount;
  1820. 8004cc4: 8d63 ldrh r3, [r4, #42] ; 0x2a
  1821. if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1822. 8004cc6: 464a mov r2, r9
  1823. hi2c->XferSize = hi2c->XferCount;
  1824. 8004cc8: 8523 strh r3, [r4, #40] ; 0x28
  1825. if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
  1826. 8004cca: 4653 mov r3, sl
  1827. 8004ccc: f7ff fdd0 bl 8004870 <I2C_RequestMemoryRead>
  1828. 8004cd0: 4605 mov r5, r0
  1829. 8004cd2: b130 cbz r0, 8004ce2 <HAL_I2C_Mem_Read+0xaa>
  1830. if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
  1831. 8004cd4: 6c23 ldr r3, [r4, #64] ; 0x40
  1832. __HAL_UNLOCK(hi2c);
  1833. 8004cd6: f884 803c strb.w r8, [r4, #60] ; 0x3c
  1834. if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
  1835. 8004cda: 2b04 cmp r3, #4
  1836. 8004cdc: d13d bne.n 8004d5a <HAL_I2C_Mem_Read+0x122>
  1837. return HAL_ERROR;
  1838. 8004cde: 2501 movs r5, #1
  1839. 8004ce0: e7ba b.n 8004c58 <HAL_I2C_Mem_Read+0x20>
  1840. if(hi2c->XferSize == 0U)
  1841. 8004ce2: 8d22 ldrh r2, [r4, #40] ; 0x28
  1842. 8004ce4: 6823 ldr r3, [r4, #0]
  1843. 8004ce6: b992 cbnz r2, 8004d0e <HAL_I2C_Mem_Read+0xd6>
  1844. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1845. 8004ce8: 9002 str r0, [sp, #8]
  1846. 8004cea: 695a ldr r2, [r3, #20]
  1847. 8004cec: 9202 str r2, [sp, #8]
  1848. 8004cee: 699a ldr r2, [r3, #24]
  1849. 8004cf0: 9202 str r2, [sp, #8]
  1850. 8004cf2: 9a02 ldr r2, [sp, #8]
  1851. hi2c->Instance->CR1 |= I2C_CR1_STOP;
  1852. 8004cf4: 681a ldr r2, [r3, #0]
  1853. 8004cf6: f442 7200 orr.w r2, r2, #512 ; 0x200
  1854. 8004cfa: 601a str r2, [r3, #0]
  1855. hi2c->State = HAL_I2C_STATE_READY;
  1856. 8004cfc: 2320 movs r3, #32
  1857. 8004cfe: f884 303d strb.w r3, [r4, #61] ; 0x3d
  1858. hi2c->Mode = HAL_I2C_MODE_NONE;
  1859. 8004d02: 2300 movs r3, #0
  1860. 8004d04: f884 303e strb.w r3, [r4, #62] ; 0x3e
  1861. __HAL_UNLOCK(hi2c);
  1862. 8004d08: f884 303c strb.w r3, [r4, #60] ; 0x3c
  1863. return HAL_OK;
  1864. 8004d0c: e7a4 b.n 8004c58 <HAL_I2C_Mem_Read+0x20>
  1865. else if(hi2c->XferSize == 1U)
  1866. 8004d0e: 2a01 cmp r2, #1
  1867. 8004d10: d125 bne.n 8004d5e <HAL_I2C_Mem_Read+0x126>
  1868. hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
  1869. 8004d12: 681a ldr r2, [r3, #0]
  1870. 8004d14: f422 6280 bic.w r2, r2, #1024 ; 0x400
  1871. 8004d18: 601a str r2, [r3, #0]
  1872. \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  1873. Can only be executed in Privileged modes.
  1874. */
  1875. __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  1876. {
  1877. __ASM volatile ("cpsid i" : : : "memory");
  1878. 8004d1a: b672 cpsid i
  1879. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1880. 8004d1c: 6823 ldr r3, [r4, #0]
  1881. 8004d1e: 9003 str r0, [sp, #12]
  1882. 8004d20: 695a ldr r2, [r3, #20]
  1883. 8004d22: 9203 str r2, [sp, #12]
  1884. 8004d24: 699a ldr r2, [r3, #24]
  1885. 8004d26: 9203 str r2, [sp, #12]
  1886. 8004d28: 9a03 ldr r2, [sp, #12]
  1887. hi2c->Instance->CR1 |= I2C_CR1_STOP;
  1888. 8004d2a: 681a ldr r2, [r3, #0]
  1889. 8004d2c: f442 7200 orr.w r2, r2, #512 ; 0x200
  1890. hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
  1891. 8004d30: 601a str r2, [r3, #0]
  1892. __ASM volatile ("cpsie i" : : : "memory");
  1893. 8004d32: b662 cpsie i
  1894. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
  1895. 8004d34: f8df 813c ldr.w r8, [pc, #316] ; 8004e74 <HAL_I2C_Mem_Read+0x23c>
  1896. while(hi2c->XferSize > 0U)
  1897. 8004d38: 8d23 ldrh r3, [r4, #40] ; 0x28
  1898. 8004d3a: 2b00 cmp r3, #0
  1899. 8004d3c: d0de beq.n 8004cfc <HAL_I2C_Mem_Read+0xc4>
  1900. if(hi2c->XferSize <= 3U)
  1901. 8004d3e: 2b03 cmp r3, #3
  1902. 8004d40: d877 bhi.n 8004e32 <HAL_I2C_Mem_Read+0x1fa>
  1903. if(hi2c->XferSize== 1U)
  1904. 8004d42: 2b01 cmp r3, #1
  1905. 8004d44: d127 bne.n 8004d96 <HAL_I2C_Mem_Read+0x15e>
  1906. if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
  1907. 8004d46: 4632 mov r2, r6
  1908. 8004d48: 4639 mov r1, r7
  1909. 8004d4a: 4620 mov r0, r4
  1910. 8004d4c: f7ff fe0a bl 8004964 <I2C_WaitOnRXNEFlagUntilTimeout>
  1911. 8004d50: 2800 cmp r0, #0
  1912. 8004d52: d03f beq.n 8004dd4 <HAL_I2C_Mem_Read+0x19c>
  1913. if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
  1914. 8004d54: 6c23 ldr r3, [r4, #64] ; 0x40
  1915. 8004d56: 2b20 cmp r3, #32
  1916. 8004d58: d1c1 bne.n 8004cde <HAL_I2C_Mem_Read+0xa6>
  1917. return HAL_TIMEOUT;
  1918. 8004d5a: 2503 movs r5, #3
  1919. 8004d5c: e77c b.n 8004c58 <HAL_I2C_Mem_Read+0x20>
  1920. else if(hi2c->XferSize == 2U)
  1921. 8004d5e: 2a02 cmp r2, #2
  1922. hi2c->Instance->CR1 |= I2C_CR1_POS;
  1923. 8004d60: 681a ldr r2, [r3, #0]
  1924. else if(hi2c->XferSize == 2U)
  1925. 8004d62: d10e bne.n 8004d82 <HAL_I2C_Mem_Read+0x14a>
  1926. hi2c->Instance->CR1 |= I2C_CR1_POS;
  1927. 8004d64: f442 6200 orr.w r2, r2, #2048 ; 0x800
  1928. 8004d68: 601a str r2, [r3, #0]
  1929. __ASM volatile ("cpsid i" : : : "memory");
  1930. 8004d6a: b672 cpsid i
  1931. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1932. 8004d6c: 6823 ldr r3, [r4, #0]
  1933. 8004d6e: 9004 str r0, [sp, #16]
  1934. 8004d70: 695a ldr r2, [r3, #20]
  1935. 8004d72: 9204 str r2, [sp, #16]
  1936. 8004d74: 699a ldr r2, [r3, #24]
  1937. 8004d76: 9204 str r2, [sp, #16]
  1938. 8004d78: 9a04 ldr r2, [sp, #16]
  1939. hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
  1940. 8004d7a: 681a ldr r2, [r3, #0]
  1941. 8004d7c: f422 6280 bic.w r2, r2, #1024 ; 0x400
  1942. 8004d80: e7d6 b.n 8004d30 <HAL_I2C_Mem_Read+0xf8>
  1943. SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
  1944. 8004d82: f442 6280 orr.w r2, r2, #1024 ; 0x400
  1945. 8004d86: 601a str r2, [r3, #0]
  1946. __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  1947. 8004d88: 9005 str r0, [sp, #20]
  1948. 8004d8a: 695a ldr r2, [r3, #20]
  1949. 8004d8c: 9205 str r2, [sp, #20]
  1950. 8004d8e: 699b ldr r3, [r3, #24]
  1951. 8004d90: 9305 str r3, [sp, #20]
  1952. 8004d92: 9b05 ldr r3, [sp, #20]
  1953. 8004d94: e7ce b.n 8004d34 <HAL_I2C_Mem_Read+0xfc>
  1954. else if(hi2c->XferSize == 2U)
  1955. 8004d96: 2b02 cmp r3, #2
  1956. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
  1957. 8004d98: 9600 str r6, [sp, #0]
  1958. 8004d9a: 463b mov r3, r7
  1959. 8004d9c: f04f 0200 mov.w r2, #0
  1960. 8004da0: 4641 mov r1, r8
  1961. 8004da2: 4620 mov r0, r4
  1962. else if(hi2c->XferSize == 2U)
  1963. 8004da4: d124 bne.n 8004df0 <HAL_I2C_Mem_Read+0x1b8>
  1964. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
  1965. 8004da6: f7ff fcbd bl 8004724 <I2C_WaitOnFlagUntilTimeout>
  1966. 8004daa: 2800 cmp r0, #0
  1967. 8004dac: d1d5 bne.n 8004d5a <HAL_I2C_Mem_Read+0x122>
  1968. 8004dae: b672 cpsid i
  1969. hi2c->Instance->CR1 |= I2C_CR1_STOP;
  1970. 8004db0: 6823 ldr r3, [r4, #0]
  1971. 8004db2: 681a ldr r2, [r3, #0]
  1972. 8004db4: f442 7200 orr.w r2, r2, #512 ; 0x200
  1973. 8004db8: 601a str r2, [r3, #0]
  1974. (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
  1975. 8004dba: 6a62 ldr r2, [r4, #36] ; 0x24
  1976. 8004dbc: 691b ldr r3, [r3, #16]
  1977. 8004dbe: 1c51 adds r1, r2, #1
  1978. 8004dc0: 6261 str r1, [r4, #36] ; 0x24
  1979. 8004dc2: 7013 strb r3, [r2, #0]
  1980. hi2c->XferSize--;
  1981. 8004dc4: 8d23 ldrh r3, [r4, #40] ; 0x28
  1982. 8004dc6: 3b01 subs r3, #1
  1983. 8004dc8: 8523 strh r3, [r4, #40] ; 0x28
  1984. hi2c->XferCount--;
  1985. 8004dca: 8d63 ldrh r3, [r4, #42] ; 0x2a
  1986. 8004dcc: 3b01 subs r3, #1
  1987. 8004dce: b29b uxth r3, r3
  1988. 8004dd0: 8563 strh r3, [r4, #42] ; 0x2a
  1989. __ASM volatile ("cpsie i" : : : "memory");
  1990. 8004dd2: b662 cpsie i
  1991. (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
  1992. 8004dd4: 6a63 ldr r3, [r4, #36] ; 0x24
  1993. 8004dd6: 1c5a adds r2, r3, #1
  1994. 8004dd8: 6262 str r2, [r4, #36] ; 0x24
  1995. 8004dda: 6822 ldr r2, [r4, #0]
  1996. (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
  1997. 8004ddc: 6912 ldr r2, [r2, #16]
  1998. 8004dde: 701a strb r2, [r3, #0]
  1999. hi2c->XferSize--;
  2000. 8004de0: 8d23 ldrh r3, [r4, #40] ; 0x28
  2001. 8004de2: 3b01 subs r3, #1
  2002. 8004de4: 8523 strh r3, [r4, #40] ; 0x28
  2003. hi2c->XferCount--;
  2004. 8004de6: 8d63 ldrh r3, [r4, #42] ; 0x2a
  2005. 8004de8: 3b01 subs r3, #1
  2006. 8004dea: b29b uxth r3, r3
  2007. 8004dec: 8563 strh r3, [r4, #42] ; 0x2a
  2008. 8004dee: e7a3 b.n 8004d38 <HAL_I2C_Mem_Read+0x100>
  2009. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
  2010. 8004df0: f7ff fc98 bl 8004724 <I2C_WaitOnFlagUntilTimeout>
  2011. 8004df4: 4602 mov r2, r0
  2012. 8004df6: 2800 cmp r0, #0
  2013. 8004df8: d1af bne.n 8004d5a <HAL_I2C_Mem_Read+0x122>
  2014. hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
  2015. 8004dfa: 6821 ldr r1, [r4, #0]
  2016. 8004dfc: 680b ldr r3, [r1, #0]
  2017. 8004dfe: f423 6380 bic.w r3, r3, #1024 ; 0x400
  2018. 8004e02: 600b str r3, [r1, #0]
  2019. __ASM volatile ("cpsid i" : : : "memory");
  2020. 8004e04: b672 cpsid i
  2021. (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
  2022. 8004e06: 6a63 ldr r3, [r4, #36] ; 0x24
  2023. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
  2024. 8004e08: 4620 mov r0, r4
  2025. (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
  2026. 8004e0a: 1c59 adds r1, r3, #1
  2027. 8004e0c: 6261 str r1, [r4, #36] ; 0x24
  2028. 8004e0e: 6821 ldr r1, [r4, #0]
  2029. 8004e10: 6909 ldr r1, [r1, #16]
  2030. 8004e12: 7019 strb r1, [r3, #0]
  2031. hi2c->XferSize--;
  2032. 8004e14: 8d23 ldrh r3, [r4, #40] ; 0x28
  2033. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
  2034. 8004e16: 9600 str r6, [sp, #0]
  2035. hi2c->XferSize--;
  2036. 8004e18: 3b01 subs r3, #1
  2037. 8004e1a: 8523 strh r3, [r4, #40] ; 0x28
  2038. hi2c->XferCount--;
  2039. 8004e1c: 8d63 ldrh r3, [r4, #42] ; 0x2a
  2040. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
  2041. 8004e1e: 4641 mov r1, r8
  2042. hi2c->XferCount--;
  2043. 8004e20: 3b01 subs r3, #1
  2044. 8004e22: b29b uxth r3, r3
  2045. 8004e24: 8563 strh r3, [r4, #42] ; 0x2a
  2046. if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
  2047. 8004e26: 463b mov r3, r7
  2048. 8004e28: f7ff fc7c bl 8004724 <I2C_WaitOnFlagUntilTimeout>
  2049. 8004e2c: 2800 cmp r0, #0
  2050. 8004e2e: d0bf beq.n 8004db0 <HAL_I2C_Mem_Read+0x178>
  2051. 8004e30: e793 b.n 8004d5a <HAL_I2C_Mem_Read+0x122>
  2052. if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
  2053. 8004e32: 4632 mov r2, r6
  2054. 8004e34: 4639 mov r1, r7
  2055. 8004e36: 4620 mov r0, r4
  2056. 8004e38: f7ff fd94 bl 8004964 <I2C_WaitOnRXNEFlagUntilTimeout>
  2057. 8004e3c: 2800 cmp r0, #0
  2058. 8004e3e: d189 bne.n 8004d54 <HAL_I2C_Mem_Read+0x11c>
  2059. (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
  2060. 8004e40: 6a63 ldr r3, [r4, #36] ; 0x24
  2061. 8004e42: 1c5a adds r2, r3, #1
  2062. 8004e44: 6262 str r2, [r4, #36] ; 0x24
  2063. 8004e46: 6822 ldr r2, [r4, #0]
  2064. 8004e48: 6912 ldr r2, [r2, #16]
  2065. 8004e4a: 701a strb r2, [r3, #0]
  2066. hi2c->XferSize--;
  2067. 8004e4c: 8d23 ldrh r3, [r4, #40] ; 0x28
  2068. if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
  2069. 8004e4e: 6822 ldr r2, [r4, #0]
  2070. hi2c->XferSize--;
  2071. 8004e50: 3b01 subs r3, #1
  2072. 8004e52: 8523 strh r3, [r4, #40] ; 0x28
  2073. hi2c->XferCount--;
  2074. 8004e54: 8d63 ldrh r3, [r4, #42] ; 0x2a
  2075. 8004e56: 3b01 subs r3, #1
  2076. 8004e58: b29b uxth r3, r3
  2077. 8004e5a: 8563 strh r3, [r4, #42] ; 0x2a
  2078. if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
  2079. 8004e5c: 6953 ldr r3, [r2, #20]
  2080. 8004e5e: 075b lsls r3, r3, #29
  2081. 8004e60: f57f af6a bpl.w 8004d38 <HAL_I2C_Mem_Read+0x100>
  2082. (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
  2083. 8004e64: 6a63 ldr r3, [r4, #36] ; 0x24
  2084. 8004e66: 1c59 adds r1, r3, #1
  2085. 8004e68: 6261 str r1, [r4, #36] ; 0x24
  2086. 8004e6a: e7b7 b.n 8004ddc <HAL_I2C_Mem_Read+0x1a4>
  2087. 8004e6c: 00100002 .word 0x00100002
  2088. 8004e70: ffff0000 .word 0xffff0000
  2089. 8004e74: 00010004 .word 0x00010004
  2090. 08004e78 <HAL_RCC_OscConfig>:
  2091. /* Check the parameters */
  2092. assert_param(RCC_OscInitStruct != NULL);
  2093. assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  2094. /*------------------------------- HSE Configuration ------------------------*/
  2095. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  2096. 8004e78: 6803 ldr r3, [r0, #0]
  2097. {
  2098. 8004e7a: e92d 41f3 stmdb sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  2099. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  2100. 8004e7e: 07db lsls r3, r3, #31
  2101. {
  2102. 8004e80: 4605 mov r5, r0
  2103. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  2104. 8004e82: d410 bmi.n 8004ea6 <HAL_RCC_OscConfig+0x2e>
  2105. }
  2106. }
  2107. }
  2108. }
  2109. /*----------------------------- HSI Configuration --------------------------*/
  2110. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
  2111. 8004e84: 682b ldr r3, [r5, #0]
  2112. 8004e86: 079f lsls r7, r3, #30
  2113. 8004e88: d45e bmi.n 8004f48 <HAL_RCC_OscConfig+0xd0>
  2114. }
  2115. }
  2116. }
  2117. }
  2118. /*------------------------------ LSI Configuration -------------------------*/
  2119. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
  2120. 8004e8a: 682b ldr r3, [r5, #0]
  2121. 8004e8c: 0719 lsls r1, r3, #28
  2122. 8004e8e: f100 8095 bmi.w 8004fbc <HAL_RCC_OscConfig+0x144>
  2123. }
  2124. }
  2125. }
  2126. }
  2127. /*------------------------------ LSE Configuration -------------------------*/
  2128. if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  2129. 8004e92: 682b ldr r3, [r5, #0]
  2130. 8004e94: 075a lsls r2, r3, #29
  2131. 8004e96: f100 80bf bmi.w 8005018 <HAL_RCC_OscConfig+0x1a0>
  2132. #endif /* RCC_CR_PLL2ON */
  2133. /*-------------------------------- PLL Configuration -----------------------*/
  2134. /* Check the parameters */
  2135. assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  2136. if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  2137. 8004e9a: 69ea ldr r2, [r5, #28]
  2138. 8004e9c: 2a00 cmp r2, #0
  2139. 8004e9e: f040 812d bne.w 80050fc <HAL_RCC_OscConfig+0x284>
  2140. {
  2141. return HAL_ERROR;
  2142. }
  2143. }
  2144. return HAL_OK;
  2145. 8004ea2: 2000 movs r0, #0
  2146. 8004ea4: e014 b.n 8004ed0 <HAL_RCC_OscConfig+0x58>
  2147. if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
  2148. 8004ea6: 4c90 ldr r4, [pc, #576] ; (80050e8 <HAL_RCC_OscConfig+0x270>)
  2149. 8004ea8: 6863 ldr r3, [r4, #4]
  2150. 8004eaa: f003 030c and.w r3, r3, #12
  2151. 8004eae: 2b04 cmp r3, #4
  2152. 8004eb0: d007 beq.n 8004ec2 <HAL_RCC_OscConfig+0x4a>
  2153. || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
  2154. 8004eb2: 6863 ldr r3, [r4, #4]
  2155. 8004eb4: f003 030c and.w r3, r3, #12
  2156. 8004eb8: 2b08 cmp r3, #8
  2157. 8004eba: d10c bne.n 8004ed6 <HAL_RCC_OscConfig+0x5e>
  2158. 8004ebc: 6863 ldr r3, [r4, #4]
  2159. 8004ebe: 03de lsls r6, r3, #15
  2160. 8004ec0: d509 bpl.n 8004ed6 <HAL_RCC_OscConfig+0x5e>
  2161. if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
  2162. 8004ec2: 6823 ldr r3, [r4, #0]
  2163. 8004ec4: 039c lsls r4, r3, #14
  2164. 8004ec6: d5dd bpl.n 8004e84 <HAL_RCC_OscConfig+0xc>
  2165. 8004ec8: 686b ldr r3, [r5, #4]
  2166. 8004eca: 2b00 cmp r3, #0
  2167. 8004ecc: d1da bne.n 8004e84 <HAL_RCC_OscConfig+0xc>
  2168. return HAL_ERROR;
  2169. 8004ece: 2001 movs r0, #1
  2170. }
  2171. 8004ed0: b002 add sp, #8
  2172. 8004ed2: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  2173. __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  2174. 8004ed6: 686b ldr r3, [r5, #4]
  2175. 8004ed8: f5b3 3f80 cmp.w r3, #65536 ; 0x10000
  2176. 8004edc: d110 bne.n 8004f00 <HAL_RCC_OscConfig+0x88>
  2177. 8004ede: 6823 ldr r3, [r4, #0]
  2178. 8004ee0: f443 3380 orr.w r3, r3, #65536 ; 0x10000
  2179. 8004ee4: 6023 str r3, [r4, #0]
  2180. tickstart = HAL_GetTick();
  2181. 8004ee6: f7ff f9df bl 80042a8 <HAL_GetTick>
  2182. 8004eea: 4606 mov r6, r0
  2183. while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
  2184. 8004eec: 6823 ldr r3, [r4, #0]
  2185. 8004eee: 0398 lsls r0, r3, #14
  2186. 8004ef0: d4c8 bmi.n 8004e84 <HAL_RCC_OscConfig+0xc>
  2187. if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
  2188. 8004ef2: f7ff f9d9 bl 80042a8 <HAL_GetTick>
  2189. 8004ef6: 1b80 subs r0, r0, r6
  2190. 8004ef8: 2864 cmp r0, #100 ; 0x64
  2191. 8004efa: d9f7 bls.n 8004eec <HAL_RCC_OscConfig+0x74>
  2192. return HAL_TIMEOUT;
  2193. 8004efc: 2003 movs r0, #3
  2194. 8004efe: e7e7 b.n 8004ed0 <HAL_RCC_OscConfig+0x58>
  2195. __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  2196. 8004f00: b99b cbnz r3, 8004f2a <HAL_RCC_OscConfig+0xb2>
  2197. 8004f02: 6823 ldr r3, [r4, #0]
  2198. 8004f04: f423 3380 bic.w r3, r3, #65536 ; 0x10000
  2199. 8004f08: 6023 str r3, [r4, #0]
  2200. 8004f0a: 6823 ldr r3, [r4, #0]
  2201. 8004f0c: f423 2380 bic.w r3, r3, #262144 ; 0x40000
  2202. 8004f10: 6023 str r3, [r4, #0]
  2203. tickstart = HAL_GetTick();
  2204. 8004f12: f7ff f9c9 bl 80042a8 <HAL_GetTick>
  2205. 8004f16: 4606 mov r6, r0
  2206. while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
  2207. 8004f18: 6823 ldr r3, [r4, #0]
  2208. 8004f1a: 0399 lsls r1, r3, #14
  2209. 8004f1c: d5b2 bpl.n 8004e84 <HAL_RCC_OscConfig+0xc>
  2210. if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
  2211. 8004f1e: f7ff f9c3 bl 80042a8 <HAL_GetTick>
  2212. 8004f22: 1b80 subs r0, r0, r6
  2213. 8004f24: 2864 cmp r0, #100 ; 0x64
  2214. 8004f26: d9f7 bls.n 8004f18 <HAL_RCC_OscConfig+0xa0>
  2215. 8004f28: e7e8 b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2216. __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  2217. 8004f2a: f5b3 2fa0 cmp.w r3, #327680 ; 0x50000
  2218. 8004f2e: 6823 ldr r3, [r4, #0]
  2219. 8004f30: d103 bne.n 8004f3a <HAL_RCC_OscConfig+0xc2>
  2220. 8004f32: f443 2380 orr.w r3, r3, #262144 ; 0x40000
  2221. 8004f36: 6023 str r3, [r4, #0]
  2222. 8004f38: e7d1 b.n 8004ede <HAL_RCC_OscConfig+0x66>
  2223. 8004f3a: f423 3380 bic.w r3, r3, #65536 ; 0x10000
  2224. 8004f3e: 6023 str r3, [r4, #0]
  2225. 8004f40: 6823 ldr r3, [r4, #0]
  2226. 8004f42: f423 2380 bic.w r3, r3, #262144 ; 0x40000
  2227. 8004f46: e7cd b.n 8004ee4 <HAL_RCC_OscConfig+0x6c>
  2228. if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
  2229. 8004f48: 4c67 ldr r4, [pc, #412] ; (80050e8 <HAL_RCC_OscConfig+0x270>)
  2230. 8004f4a: 6863 ldr r3, [r4, #4]
  2231. 8004f4c: f013 0f0c tst.w r3, #12
  2232. 8004f50: d007 beq.n 8004f62 <HAL_RCC_OscConfig+0xea>
  2233. || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
  2234. 8004f52: 6863 ldr r3, [r4, #4]
  2235. 8004f54: f003 030c and.w r3, r3, #12
  2236. 8004f58: 2b08 cmp r3, #8
  2237. 8004f5a: d110 bne.n 8004f7e <HAL_RCC_OscConfig+0x106>
  2238. 8004f5c: 6863 ldr r3, [r4, #4]
  2239. 8004f5e: 03da lsls r2, r3, #15
  2240. 8004f60: d40d bmi.n 8004f7e <HAL_RCC_OscConfig+0x106>
  2241. if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
  2242. 8004f62: 6823 ldr r3, [r4, #0]
  2243. 8004f64: 079b lsls r3, r3, #30
  2244. 8004f66: d502 bpl.n 8004f6e <HAL_RCC_OscConfig+0xf6>
  2245. 8004f68: 692b ldr r3, [r5, #16]
  2246. 8004f6a: 2b01 cmp r3, #1
  2247. 8004f6c: d1af bne.n 8004ece <HAL_RCC_OscConfig+0x56>
  2248. __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
  2249. 8004f6e: 6823 ldr r3, [r4, #0]
  2250. 8004f70: 696a ldr r2, [r5, #20]
  2251. 8004f72: f023 03f8 bic.w r3, r3, #248 ; 0xf8
  2252. 8004f76: ea43 03c2 orr.w r3, r3, r2, lsl #3
  2253. 8004f7a: 6023 str r3, [r4, #0]
  2254. 8004f7c: e785 b.n 8004e8a <HAL_RCC_OscConfig+0x12>
  2255. if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
  2256. 8004f7e: 692a ldr r2, [r5, #16]
  2257. 8004f80: 4b5a ldr r3, [pc, #360] ; (80050ec <HAL_RCC_OscConfig+0x274>)
  2258. 8004f82: b16a cbz r2, 8004fa0 <HAL_RCC_OscConfig+0x128>
  2259. __HAL_RCC_HSI_ENABLE();
  2260. 8004f84: 2201 movs r2, #1
  2261. 8004f86: 601a str r2, [r3, #0]
  2262. tickstart = HAL_GetTick();
  2263. 8004f88: f7ff f98e bl 80042a8 <HAL_GetTick>
  2264. 8004f8c: 4606 mov r6, r0
  2265. while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
  2266. 8004f8e: 6823 ldr r3, [r4, #0]
  2267. 8004f90: 079f lsls r7, r3, #30
  2268. 8004f92: d4ec bmi.n 8004f6e <HAL_RCC_OscConfig+0xf6>
  2269. if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
  2270. 8004f94: f7ff f988 bl 80042a8 <HAL_GetTick>
  2271. 8004f98: 1b80 subs r0, r0, r6
  2272. 8004f9a: 2802 cmp r0, #2
  2273. 8004f9c: d9f7 bls.n 8004f8e <HAL_RCC_OscConfig+0x116>
  2274. 8004f9e: e7ad b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2275. __HAL_RCC_HSI_DISABLE();
  2276. 8004fa0: 601a str r2, [r3, #0]
  2277. tickstart = HAL_GetTick();
  2278. 8004fa2: f7ff f981 bl 80042a8 <HAL_GetTick>
  2279. 8004fa6: 4606 mov r6, r0
  2280. while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
  2281. 8004fa8: 6823 ldr r3, [r4, #0]
  2282. 8004faa: 0798 lsls r0, r3, #30
  2283. 8004fac: f57f af6d bpl.w 8004e8a <HAL_RCC_OscConfig+0x12>
  2284. if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
  2285. 8004fb0: f7ff f97a bl 80042a8 <HAL_GetTick>
  2286. 8004fb4: 1b80 subs r0, r0, r6
  2287. 8004fb6: 2802 cmp r0, #2
  2288. 8004fb8: d9f6 bls.n 8004fa8 <HAL_RCC_OscConfig+0x130>
  2289. 8004fba: e79f b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2290. if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
  2291. 8004fbc: 69aa ldr r2, [r5, #24]
  2292. 8004fbe: 4c4a ldr r4, [pc, #296] ; (80050e8 <HAL_RCC_OscConfig+0x270>)
  2293. 8004fc0: 4b4b ldr r3, [pc, #300] ; (80050f0 <HAL_RCC_OscConfig+0x278>)
  2294. 8004fc2: b1da cbz r2, 8004ffc <HAL_RCC_OscConfig+0x184>
  2295. __HAL_RCC_LSI_ENABLE();
  2296. 8004fc4: 2201 movs r2, #1
  2297. 8004fc6: 601a str r2, [r3, #0]
  2298. tickstart = HAL_GetTick();
  2299. 8004fc8: f7ff f96e bl 80042a8 <HAL_GetTick>
  2300. 8004fcc: 4606 mov r6, r0
  2301. while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
  2302. 8004fce: 6a63 ldr r3, [r4, #36] ; 0x24
  2303. 8004fd0: 079b lsls r3, r3, #30
  2304. 8004fd2: d50d bpl.n 8004ff0 <HAL_RCC_OscConfig+0x178>
  2305. * @param mdelay: specifies the delay time length, in milliseconds.
  2306. * @retval None
  2307. */
  2308. static void RCC_Delay(uint32_t mdelay)
  2309. {
  2310. __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
  2311. 8004fd4: f44f 52fa mov.w r2, #8000 ; 0x1f40
  2312. 8004fd8: 4b46 ldr r3, [pc, #280] ; (80050f4 <HAL_RCC_OscConfig+0x27c>)
  2313. 8004fda: 681b ldr r3, [r3, #0]
  2314. 8004fdc: fbb3 f3f2 udiv r3, r3, r2
  2315. 8004fe0: 9301 str r3, [sp, #4]
  2316. \brief No Operation
  2317. \details No Operation does nothing. This instruction can be used for code alignment purposes.
  2318. */
  2319. __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
  2320. {
  2321. __ASM volatile ("nop");
  2322. 8004fe2: bf00 nop
  2323. do
  2324. {
  2325. __NOP();
  2326. }
  2327. while (Delay --);
  2328. 8004fe4: 9b01 ldr r3, [sp, #4]
  2329. 8004fe6: 1e5a subs r2, r3, #1
  2330. 8004fe8: 9201 str r2, [sp, #4]
  2331. 8004fea: 2b00 cmp r3, #0
  2332. 8004fec: d1f9 bne.n 8004fe2 <HAL_RCC_OscConfig+0x16a>
  2333. 8004fee: e750 b.n 8004e92 <HAL_RCC_OscConfig+0x1a>
  2334. if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
  2335. 8004ff0: f7ff f95a bl 80042a8 <HAL_GetTick>
  2336. 8004ff4: 1b80 subs r0, r0, r6
  2337. 8004ff6: 2802 cmp r0, #2
  2338. 8004ff8: d9e9 bls.n 8004fce <HAL_RCC_OscConfig+0x156>
  2339. 8004ffa: e77f b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2340. __HAL_RCC_LSI_DISABLE();
  2341. 8004ffc: 601a str r2, [r3, #0]
  2342. tickstart = HAL_GetTick();
  2343. 8004ffe: f7ff f953 bl 80042a8 <HAL_GetTick>
  2344. 8005002: 4606 mov r6, r0
  2345. while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
  2346. 8005004: 6a63 ldr r3, [r4, #36] ; 0x24
  2347. 8005006: 079f lsls r7, r3, #30
  2348. 8005008: f57f af43 bpl.w 8004e92 <HAL_RCC_OscConfig+0x1a>
  2349. if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
  2350. 800500c: f7ff f94c bl 80042a8 <HAL_GetTick>
  2351. 8005010: 1b80 subs r0, r0, r6
  2352. 8005012: 2802 cmp r0, #2
  2353. 8005014: d9f6 bls.n 8005004 <HAL_RCC_OscConfig+0x18c>
  2354. 8005016: e771 b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2355. if(__HAL_RCC_PWR_IS_CLK_DISABLED())
  2356. 8005018: 4c33 ldr r4, [pc, #204] ; (80050e8 <HAL_RCC_OscConfig+0x270>)
  2357. 800501a: 69e3 ldr r3, [r4, #28]
  2358. 800501c: 00d8 lsls r0, r3, #3
  2359. 800501e: d424 bmi.n 800506a <HAL_RCC_OscConfig+0x1f2>
  2360. pwrclkchanged = SET;
  2361. 8005020: 2701 movs r7, #1
  2362. __HAL_RCC_PWR_CLK_ENABLE();
  2363. 8005022: 69e3 ldr r3, [r4, #28]
  2364. 8005024: f043 5380 orr.w r3, r3, #268435456 ; 0x10000000
  2365. 8005028: 61e3 str r3, [r4, #28]
  2366. 800502a: 69e3 ldr r3, [r4, #28]
  2367. 800502c: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
  2368. 8005030: 9300 str r3, [sp, #0]
  2369. 8005032: 9b00 ldr r3, [sp, #0]
  2370. if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  2371. 8005034: 4e30 ldr r6, [pc, #192] ; (80050f8 <HAL_RCC_OscConfig+0x280>)
  2372. 8005036: 6833 ldr r3, [r6, #0]
  2373. 8005038: 05d9 lsls r1, r3, #23
  2374. 800503a: d518 bpl.n 800506e <HAL_RCC_OscConfig+0x1f6>
  2375. __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
  2376. 800503c: 68eb ldr r3, [r5, #12]
  2377. 800503e: 2b01 cmp r3, #1
  2378. 8005040: d126 bne.n 8005090 <HAL_RCC_OscConfig+0x218>
  2379. 8005042: 6a23 ldr r3, [r4, #32]
  2380. 8005044: f043 0301 orr.w r3, r3, #1
  2381. 8005048: 6223 str r3, [r4, #32]
  2382. tickstart = HAL_GetTick();
  2383. 800504a: f7ff f92d bl 80042a8 <HAL_GetTick>
  2384. if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
  2385. 800504e: f241 3688 movw r6, #5000 ; 0x1388
  2386. tickstart = HAL_GetTick();
  2387. 8005052: 4680 mov r8, r0
  2388. while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
  2389. 8005054: 6a23 ldr r3, [r4, #32]
  2390. 8005056: 079b lsls r3, r3, #30
  2391. 8005058: d53f bpl.n 80050da <HAL_RCC_OscConfig+0x262>
  2392. if(pwrclkchanged == SET)
  2393. 800505a: 2f00 cmp r7, #0
  2394. 800505c: f43f af1d beq.w 8004e9a <HAL_RCC_OscConfig+0x22>
  2395. __HAL_RCC_PWR_CLK_DISABLE();
  2396. 8005060: 69e3 ldr r3, [r4, #28]
  2397. 8005062: f023 5380 bic.w r3, r3, #268435456 ; 0x10000000
  2398. 8005066: 61e3 str r3, [r4, #28]
  2399. 8005068: e717 b.n 8004e9a <HAL_RCC_OscConfig+0x22>
  2400. FlagStatus pwrclkchanged = RESET;
  2401. 800506a: 2700 movs r7, #0
  2402. 800506c: e7e2 b.n 8005034 <HAL_RCC_OscConfig+0x1bc>
  2403. SET_BIT(PWR->CR, PWR_CR_DBP);
  2404. 800506e: 6833 ldr r3, [r6, #0]
  2405. 8005070: f443 7380 orr.w r3, r3, #256 ; 0x100
  2406. 8005074: 6033 str r3, [r6, #0]
  2407. tickstart = HAL_GetTick();
  2408. 8005076: f7ff f917 bl 80042a8 <HAL_GetTick>
  2409. 800507a: 4680 mov r8, r0
  2410. while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  2411. 800507c: 6833 ldr r3, [r6, #0]
  2412. 800507e: 05da lsls r2, r3, #23
  2413. 8005080: d4dc bmi.n 800503c <HAL_RCC_OscConfig+0x1c4>
  2414. if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
  2415. 8005082: f7ff f911 bl 80042a8 <HAL_GetTick>
  2416. 8005086: eba0 0008 sub.w r0, r0, r8
  2417. 800508a: 2864 cmp r0, #100 ; 0x64
  2418. 800508c: d9f6 bls.n 800507c <HAL_RCC_OscConfig+0x204>
  2419. 800508e: e735 b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2420. __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
  2421. 8005090: b9ab cbnz r3, 80050be <HAL_RCC_OscConfig+0x246>
  2422. 8005092: 6a23 ldr r3, [r4, #32]
  2423. if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
  2424. 8005094: f241 3888 movw r8, #5000 ; 0x1388
  2425. __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
  2426. 8005098: f023 0301 bic.w r3, r3, #1
  2427. 800509c: 6223 str r3, [r4, #32]
  2428. 800509e: 6a23 ldr r3, [r4, #32]
  2429. 80050a0: f023 0304 bic.w r3, r3, #4
  2430. 80050a4: 6223 str r3, [r4, #32]
  2431. tickstart = HAL_GetTick();
  2432. 80050a6: f7ff f8ff bl 80042a8 <HAL_GetTick>
  2433. 80050aa: 4606 mov r6, r0
  2434. while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
  2435. 80050ac: 6a23 ldr r3, [r4, #32]
  2436. 80050ae: 0798 lsls r0, r3, #30
  2437. 80050b0: d5d3 bpl.n 800505a <HAL_RCC_OscConfig+0x1e2>
  2438. if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
  2439. 80050b2: f7ff f8f9 bl 80042a8 <HAL_GetTick>
  2440. 80050b6: 1b80 subs r0, r0, r6
  2441. 80050b8: 4540 cmp r0, r8
  2442. 80050ba: d9f7 bls.n 80050ac <HAL_RCC_OscConfig+0x234>
  2443. 80050bc: e71e b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2444. __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
  2445. 80050be: 2b05 cmp r3, #5
  2446. 80050c0: 6a23 ldr r3, [r4, #32]
  2447. 80050c2: d103 bne.n 80050cc <HAL_RCC_OscConfig+0x254>
  2448. 80050c4: f043 0304 orr.w r3, r3, #4
  2449. 80050c8: 6223 str r3, [r4, #32]
  2450. 80050ca: e7ba b.n 8005042 <HAL_RCC_OscConfig+0x1ca>
  2451. 80050cc: f023 0301 bic.w r3, r3, #1
  2452. 80050d0: 6223 str r3, [r4, #32]
  2453. 80050d2: 6a23 ldr r3, [r4, #32]
  2454. 80050d4: f023 0304 bic.w r3, r3, #4
  2455. 80050d8: e7b6 b.n 8005048 <HAL_RCC_OscConfig+0x1d0>
  2456. if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
  2457. 80050da: f7ff f8e5 bl 80042a8 <HAL_GetTick>
  2458. 80050de: eba0 0008 sub.w r0, r0, r8
  2459. 80050e2: 42b0 cmp r0, r6
  2460. 80050e4: d9b6 bls.n 8005054 <HAL_RCC_OscConfig+0x1dc>
  2461. 80050e6: e709 b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2462. 80050e8: 40021000 .word 0x40021000
  2463. 80050ec: 42420000 .word 0x42420000
  2464. 80050f0: 42420480 .word 0x42420480
  2465. 80050f4: 20000008 .word 0x20000008
  2466. 80050f8: 40007000 .word 0x40007000
  2467. if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
  2468. 80050fc: 4c22 ldr r4, [pc, #136] ; (8005188 <HAL_RCC_OscConfig+0x310>)
  2469. 80050fe: 6863 ldr r3, [r4, #4]
  2470. 8005100: f003 030c and.w r3, r3, #12
  2471. 8005104: 2b08 cmp r3, #8
  2472. 8005106: f43f aee2 beq.w 8004ece <HAL_RCC_OscConfig+0x56>
  2473. 800510a: 2300 movs r3, #0
  2474. 800510c: 4e1f ldr r6, [pc, #124] ; (800518c <HAL_RCC_OscConfig+0x314>)
  2475. if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
  2476. 800510e: 2a02 cmp r2, #2
  2477. __HAL_RCC_PLL_DISABLE();
  2478. 8005110: 6033 str r3, [r6, #0]
  2479. if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
  2480. 8005112: d12b bne.n 800516c <HAL_RCC_OscConfig+0x2f4>
  2481. tickstart = HAL_GetTick();
  2482. 8005114: f7ff f8c8 bl 80042a8 <HAL_GetTick>
  2483. 8005118: 4607 mov r7, r0
  2484. while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
  2485. 800511a: 6823 ldr r3, [r4, #0]
  2486. 800511c: 0199 lsls r1, r3, #6
  2487. 800511e: d41f bmi.n 8005160 <HAL_RCC_OscConfig+0x2e8>
  2488. if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
  2489. 8005120: 6a2b ldr r3, [r5, #32]
  2490. 8005122: f5b3 3f80 cmp.w r3, #65536 ; 0x10000
  2491. 8005126: d105 bne.n 8005134 <HAL_RCC_OscConfig+0x2bc>
  2492. __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
  2493. 8005128: 6862 ldr r2, [r4, #4]
  2494. 800512a: 68a9 ldr r1, [r5, #8]
  2495. 800512c: f422 3200 bic.w r2, r2, #131072 ; 0x20000
  2496. 8005130: 430a orrs r2, r1
  2497. 8005132: 6062 str r2, [r4, #4]
  2498. __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
  2499. 8005134: 6a69 ldr r1, [r5, #36] ; 0x24
  2500. 8005136: 6862 ldr r2, [r4, #4]
  2501. 8005138: 430b orrs r3, r1
  2502. 800513a: f422 1274 bic.w r2, r2, #3997696 ; 0x3d0000
  2503. 800513e: 4313 orrs r3, r2
  2504. 8005140: 6063 str r3, [r4, #4]
  2505. __HAL_RCC_PLL_ENABLE();
  2506. 8005142: 2301 movs r3, #1
  2507. 8005144: 6033 str r3, [r6, #0]
  2508. tickstart = HAL_GetTick();
  2509. 8005146: f7ff f8af bl 80042a8 <HAL_GetTick>
  2510. 800514a: 4605 mov r5, r0
  2511. while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
  2512. 800514c: 6823 ldr r3, [r4, #0]
  2513. 800514e: 019a lsls r2, r3, #6
  2514. 8005150: f53f aea7 bmi.w 8004ea2 <HAL_RCC_OscConfig+0x2a>
  2515. if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
  2516. 8005154: f7ff f8a8 bl 80042a8 <HAL_GetTick>
  2517. 8005158: 1b40 subs r0, r0, r5
  2518. 800515a: 2802 cmp r0, #2
  2519. 800515c: d9f6 bls.n 800514c <HAL_RCC_OscConfig+0x2d4>
  2520. 800515e: e6cd b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2521. if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
  2522. 8005160: f7ff f8a2 bl 80042a8 <HAL_GetTick>
  2523. 8005164: 1bc0 subs r0, r0, r7
  2524. 8005166: 2802 cmp r0, #2
  2525. 8005168: d9d7 bls.n 800511a <HAL_RCC_OscConfig+0x2a2>
  2526. 800516a: e6c7 b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2527. tickstart = HAL_GetTick();
  2528. 800516c: f7ff f89c bl 80042a8 <HAL_GetTick>
  2529. 8005170: 4605 mov r5, r0
  2530. while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
  2531. 8005172: 6823 ldr r3, [r4, #0]
  2532. 8005174: 019b lsls r3, r3, #6
  2533. 8005176: f57f ae94 bpl.w 8004ea2 <HAL_RCC_OscConfig+0x2a>
  2534. if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
  2535. 800517a: f7ff f895 bl 80042a8 <HAL_GetTick>
  2536. 800517e: 1b40 subs r0, r0, r5
  2537. 8005180: 2802 cmp r0, #2
  2538. 8005182: d9f6 bls.n 8005172 <HAL_RCC_OscConfig+0x2fa>
  2539. 8005184: e6ba b.n 8004efc <HAL_RCC_OscConfig+0x84>
  2540. 8005186: bf00 nop
  2541. 8005188: 40021000 .word 0x40021000
  2542. 800518c: 42420060 .word 0x42420060
  2543. 08005190 <HAL_RCC_GetSysClockFreq>:
  2544. {
  2545. 8005190: b530 push {r4, r5, lr}
  2546. const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  2547. 8005192: 4b19 ldr r3, [pc, #100] ; (80051f8 <HAL_RCC_GetSysClockFreq+0x68>)
  2548. {
  2549. 8005194: b087 sub sp, #28
  2550. const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  2551. 8005196: ac02 add r4, sp, #8
  2552. 8005198: f103 0510 add.w r5, r3, #16
  2553. 800519c: 4622 mov r2, r4
  2554. 800519e: 6818 ldr r0, [r3, #0]
  2555. 80051a0: 6859 ldr r1, [r3, #4]
  2556. 80051a2: 3308 adds r3, #8
  2557. 80051a4: c203 stmia r2!, {r0, r1}
  2558. 80051a6: 42ab cmp r3, r5
  2559. 80051a8: 4614 mov r4, r2
  2560. 80051aa: d1f7 bne.n 800519c <HAL_RCC_GetSysClockFreq+0xc>
  2561. const uint8_t aPredivFactorTable[2] = {1, 2};
  2562. 80051ac: 2301 movs r3, #1
  2563. 80051ae: f88d 3004 strb.w r3, [sp, #4]
  2564. 80051b2: 2302 movs r3, #2
  2565. tmpreg = RCC->CFGR;
  2566. 80051b4: 4911 ldr r1, [pc, #68] ; (80051fc <HAL_RCC_GetSysClockFreq+0x6c>)
  2567. const uint8_t aPredivFactorTable[2] = {1, 2};
  2568. 80051b6: f88d 3005 strb.w r3, [sp, #5]
  2569. tmpreg = RCC->CFGR;
  2570. 80051ba: 684b ldr r3, [r1, #4]
  2571. switch (tmpreg & RCC_CFGR_SWS)
  2572. 80051bc: f003 020c and.w r2, r3, #12
  2573. 80051c0: 2a08 cmp r2, #8
  2574. 80051c2: d117 bne.n 80051f4 <HAL_RCC_GetSysClockFreq+0x64>
  2575. pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
  2576. 80051c4: f3c3 4283 ubfx r2, r3, #18, #4
  2577. 80051c8: a806 add r0, sp, #24
  2578. 80051ca: 4402 add r2, r0
  2579. if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
  2580. 80051cc: 03db lsls r3, r3, #15
  2581. pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
  2582. 80051ce: f812 2c10 ldrb.w r2, [r2, #-16]
  2583. if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
  2584. 80051d2: d50c bpl.n 80051ee <HAL_RCC_GetSysClockFreq+0x5e>
  2585. prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
  2586. 80051d4: 684b ldr r3, [r1, #4]
  2587. pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
  2588. 80051d6: 480a ldr r0, [pc, #40] ; (8005200 <HAL_RCC_GetSysClockFreq+0x70>)
  2589. prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
  2590. 80051d8: f3c3 4340 ubfx r3, r3, #17, #1
  2591. pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
  2592. 80051dc: 4350 muls r0, r2
  2593. prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
  2594. 80051de: aa06 add r2, sp, #24
  2595. 80051e0: 4413 add r3, r2
  2596. 80051e2: f813 3c14 ldrb.w r3, [r3, #-20]
  2597. pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
  2598. 80051e6: fbb0 f0f3 udiv r0, r0, r3
  2599. }
  2600. 80051ea: b007 add sp, #28
  2601. 80051ec: bd30 pop {r4, r5, pc}
  2602. pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
  2603. 80051ee: 4805 ldr r0, [pc, #20] ; (8005204 <HAL_RCC_GetSysClockFreq+0x74>)
  2604. 80051f0: 4350 muls r0, r2
  2605. 80051f2: e7fa b.n 80051ea <HAL_RCC_GetSysClockFreq+0x5a>
  2606. sysclockfreq = HSE_VALUE;
  2607. 80051f4: 4802 ldr r0, [pc, #8] ; (8005200 <HAL_RCC_GetSysClockFreq+0x70>)
  2608. return sysclockfreq;
  2609. 80051f6: e7f8 b.n 80051ea <HAL_RCC_GetSysClockFreq+0x5a>
  2610. 80051f8: 08008600 .word 0x08008600
  2611. 80051fc: 40021000 .word 0x40021000
  2612. 8005200: 007a1200 .word 0x007a1200
  2613. 8005204: 003d0900 .word 0x003d0900
  2614. 08005208 <HAL_RCC_ClockConfig>:
  2615. if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  2616. 8005208: 4a54 ldr r2, [pc, #336] ; (800535c <HAL_RCC_ClockConfig+0x154>)
  2617. {
  2618. 800520a: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
  2619. if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  2620. 800520e: 6813 ldr r3, [r2, #0]
  2621. {
  2622. 8005210: 4605 mov r5, r0
  2623. if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  2624. 8005212: f003 0307 and.w r3, r3, #7
  2625. 8005216: 428b cmp r3, r1
  2626. {
  2627. 8005218: 460e mov r6, r1
  2628. if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  2629. 800521a: d32a bcc.n 8005272 <HAL_RCC_ClockConfig+0x6a>
  2630. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
  2631. 800521c: 6829 ldr r1, [r5, #0]
  2632. 800521e: 078c lsls r4, r1, #30
  2633. 8005220: d434 bmi.n 800528c <HAL_RCC_ClockConfig+0x84>
  2634. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  2635. 8005222: 07ca lsls r2, r1, #31
  2636. 8005224: d447 bmi.n 80052b6 <HAL_RCC_ClockConfig+0xae>
  2637. if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  2638. 8005226: 4a4d ldr r2, [pc, #308] ; (800535c <HAL_RCC_ClockConfig+0x154>)
  2639. 8005228: 6813 ldr r3, [r2, #0]
  2640. 800522a: f003 0307 and.w r3, r3, #7
  2641. 800522e: 429e cmp r6, r3
  2642. 8005230: f0c0 8082 bcc.w 8005338 <HAL_RCC_ClockConfig+0x130>
  2643. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
  2644. 8005234: 682a ldr r2, [r5, #0]
  2645. 8005236: 4c4a ldr r4, [pc, #296] ; (8005360 <HAL_RCC_ClockConfig+0x158>)
  2646. 8005238: f012 0f04 tst.w r2, #4
  2647. 800523c: f040 8087 bne.w 800534e <HAL_RCC_ClockConfig+0x146>
  2648. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
  2649. 8005240: 0713 lsls r3, r2, #28
  2650. 8005242: d506 bpl.n 8005252 <HAL_RCC_ClockConfig+0x4a>
  2651. MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
  2652. 8005244: 6863 ldr r3, [r4, #4]
  2653. 8005246: 692a ldr r2, [r5, #16]
  2654. 8005248: f423 5360 bic.w r3, r3, #14336 ; 0x3800
  2655. 800524c: ea43 03c2 orr.w r3, r3, r2, lsl #3
  2656. 8005250: 6063 str r3, [r4, #4]
  2657. SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
  2658. 8005252: f7ff ff9d bl 8005190 <HAL_RCC_GetSysClockFreq>
  2659. 8005256: 6863 ldr r3, [r4, #4]
  2660. 8005258: 4a42 ldr r2, [pc, #264] ; (8005364 <HAL_RCC_ClockConfig+0x15c>)
  2661. 800525a: f3c3 1303 ubfx r3, r3, #4, #4
  2662. 800525e: 5cd3 ldrb r3, [r2, r3]
  2663. 8005260: 40d8 lsrs r0, r3
  2664. 8005262: 4b41 ldr r3, [pc, #260] ; (8005368 <HAL_RCC_ClockConfig+0x160>)
  2665. 8005264: 6018 str r0, [r3, #0]
  2666. HAL_InitTick (TICK_INT_PRIORITY);
  2667. 8005266: 2000 movs r0, #0
  2668. 8005268: f7fe ffdc bl 8004224 <HAL_InitTick>
  2669. return HAL_OK;
  2670. 800526c: 2000 movs r0, #0
  2671. }
  2672. 800526e: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  2673. __HAL_FLASH_SET_LATENCY(FLatency);
  2674. 8005272: 6813 ldr r3, [r2, #0]
  2675. 8005274: f023 0307 bic.w r3, r3, #7
  2676. 8005278: 430b orrs r3, r1
  2677. 800527a: 6013 str r3, [r2, #0]
  2678. if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
  2679. 800527c: 6813 ldr r3, [r2, #0]
  2680. 800527e: f003 0307 and.w r3, r3, #7
  2681. 8005282: 4299 cmp r1, r3
  2682. 8005284: d0ca beq.n 800521c <HAL_RCC_ClockConfig+0x14>
  2683. return HAL_ERROR;
  2684. 8005286: 2001 movs r0, #1
  2685. 8005288: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  2686. 800528c: 4b34 ldr r3, [pc, #208] ; (8005360 <HAL_RCC_ClockConfig+0x158>)
  2687. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
  2688. 800528e: f011 0f04 tst.w r1, #4
  2689. MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
  2690. 8005292: bf1e ittt ne
  2691. 8005294: 685a ldrne r2, [r3, #4]
  2692. 8005296: f442 62e0 orrne.w r2, r2, #1792 ; 0x700
  2693. 800529a: 605a strne r2, [r3, #4]
  2694. if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
  2695. 800529c: 0708 lsls r0, r1, #28
  2696. MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
  2697. 800529e: bf42 ittt mi
  2698. 80052a0: 685a ldrmi r2, [r3, #4]
  2699. 80052a2: f442 5260 orrmi.w r2, r2, #14336 ; 0x3800
  2700. 80052a6: 605a strmi r2, [r3, #4]
  2701. MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  2702. 80052a8: 685a ldr r2, [r3, #4]
  2703. 80052aa: 68a8 ldr r0, [r5, #8]
  2704. 80052ac: f022 02f0 bic.w r2, r2, #240 ; 0xf0
  2705. 80052b0: 4302 orrs r2, r0
  2706. 80052b2: 605a str r2, [r3, #4]
  2707. 80052b4: e7b5 b.n 8005222 <HAL_RCC_ClockConfig+0x1a>
  2708. if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
  2709. 80052b6: 686a ldr r2, [r5, #4]
  2710. 80052b8: 4c29 ldr r4, [pc, #164] ; (8005360 <HAL_RCC_ClockConfig+0x158>)
  2711. 80052ba: 2a01 cmp r2, #1
  2712. if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
  2713. 80052bc: 6823 ldr r3, [r4, #0]
  2714. if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
  2715. 80052be: d11c bne.n 80052fa <HAL_RCC_ClockConfig+0xf2>
  2716. if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
  2717. 80052c0: f413 3f00 tst.w r3, #131072 ; 0x20000
  2718. if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
  2719. 80052c4: d0df beq.n 8005286 <HAL_RCC_ClockConfig+0x7e>
  2720. __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
  2721. 80052c6: 6863 ldr r3, [r4, #4]
  2722. if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
  2723. 80052c8: f241 3888 movw r8, #5000 ; 0x1388
  2724. __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
  2725. 80052cc: f023 0303 bic.w r3, r3, #3
  2726. 80052d0: 4313 orrs r3, r2
  2727. 80052d2: 6063 str r3, [r4, #4]
  2728. tickstart = HAL_GetTick();
  2729. 80052d4: f7fe ffe8 bl 80042a8 <HAL_GetTick>
  2730. if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
  2731. 80052d8: 686b ldr r3, [r5, #4]
  2732. tickstart = HAL_GetTick();
  2733. 80052da: 4607 mov r7, r0
  2734. if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
  2735. 80052dc: 2b01 cmp r3, #1
  2736. 80052de: d114 bne.n 800530a <HAL_RCC_ClockConfig+0x102>
  2737. while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
  2738. 80052e0: 6863 ldr r3, [r4, #4]
  2739. 80052e2: f003 030c and.w r3, r3, #12
  2740. 80052e6: 2b04 cmp r3, #4
  2741. 80052e8: d09d beq.n 8005226 <HAL_RCC_ClockConfig+0x1e>
  2742. if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
  2743. 80052ea: f7fe ffdd bl 80042a8 <HAL_GetTick>
  2744. 80052ee: 1bc0 subs r0, r0, r7
  2745. 80052f0: 4540 cmp r0, r8
  2746. 80052f2: d9f5 bls.n 80052e0 <HAL_RCC_ClockConfig+0xd8>
  2747. return HAL_TIMEOUT;
  2748. 80052f4: 2003 movs r0, #3
  2749. 80052f6: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  2750. else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
  2751. 80052fa: 2a02 cmp r2, #2
  2752. 80052fc: d102 bne.n 8005304 <HAL_RCC_ClockConfig+0xfc>
  2753. if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
  2754. 80052fe: f013 7f00 tst.w r3, #33554432 ; 0x2000000
  2755. 8005302: e7df b.n 80052c4 <HAL_RCC_ClockConfig+0xbc>
  2756. if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
  2757. 8005304: f013 0f02 tst.w r3, #2
  2758. 8005308: e7dc b.n 80052c4 <HAL_RCC_ClockConfig+0xbc>
  2759. else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
  2760. 800530a: 2b02 cmp r3, #2
  2761. 800530c: d10f bne.n 800532e <HAL_RCC_ClockConfig+0x126>
  2762. while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
  2763. 800530e: 6863 ldr r3, [r4, #4]
  2764. 8005310: f003 030c and.w r3, r3, #12
  2765. 8005314: 2b08 cmp r3, #8
  2766. 8005316: d086 beq.n 8005226 <HAL_RCC_ClockConfig+0x1e>
  2767. if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
  2768. 8005318: f7fe ffc6 bl 80042a8 <HAL_GetTick>
  2769. 800531c: 1bc0 subs r0, r0, r7
  2770. 800531e: 4540 cmp r0, r8
  2771. 8005320: d9f5 bls.n 800530e <HAL_RCC_ClockConfig+0x106>
  2772. 8005322: e7e7 b.n 80052f4 <HAL_RCC_ClockConfig+0xec>
  2773. if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
  2774. 8005324: f7fe ffc0 bl 80042a8 <HAL_GetTick>
  2775. 8005328: 1bc0 subs r0, r0, r7
  2776. 800532a: 4540 cmp r0, r8
  2777. 800532c: d8e2 bhi.n 80052f4 <HAL_RCC_ClockConfig+0xec>
  2778. while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
  2779. 800532e: 6863 ldr r3, [r4, #4]
  2780. 8005330: f013 0f0c tst.w r3, #12
  2781. 8005334: d1f6 bne.n 8005324 <HAL_RCC_ClockConfig+0x11c>
  2782. 8005336: e776 b.n 8005226 <HAL_RCC_ClockConfig+0x1e>
  2783. __HAL_FLASH_SET_LATENCY(FLatency);
  2784. 8005338: 6813 ldr r3, [r2, #0]
  2785. 800533a: f023 0307 bic.w r3, r3, #7
  2786. 800533e: 4333 orrs r3, r6
  2787. 8005340: 6013 str r3, [r2, #0]
  2788. if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
  2789. 8005342: 6813 ldr r3, [r2, #0]
  2790. 8005344: f003 0307 and.w r3, r3, #7
  2791. 8005348: 429e cmp r6, r3
  2792. 800534a: d19c bne.n 8005286 <HAL_RCC_ClockConfig+0x7e>
  2793. 800534c: e772 b.n 8005234 <HAL_RCC_ClockConfig+0x2c>
  2794. MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  2795. 800534e: 6863 ldr r3, [r4, #4]
  2796. 8005350: 68e9 ldr r1, [r5, #12]
  2797. 8005352: f423 63e0 bic.w r3, r3, #1792 ; 0x700
  2798. 8005356: 430b orrs r3, r1
  2799. 8005358: 6063 str r3, [r4, #4]
  2800. 800535a: e771 b.n 8005240 <HAL_RCC_ClockConfig+0x38>
  2801. 800535c: 40022000 .word 0x40022000
  2802. 8005360: 40021000 .word 0x40021000
  2803. 8005364: 080087fe .word 0x080087fe
  2804. 8005368: 20000008 .word 0x20000008
  2805. 0800536c <HAL_RCC_GetPCLK1Freq>:
  2806. return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
  2807. 800536c: 4b04 ldr r3, [pc, #16] ; (8005380 <HAL_RCC_GetPCLK1Freq+0x14>)
  2808. 800536e: 4a05 ldr r2, [pc, #20] ; (8005384 <HAL_RCC_GetPCLK1Freq+0x18>)
  2809. 8005370: 685b ldr r3, [r3, #4]
  2810. 8005372: f3c3 2302 ubfx r3, r3, #8, #3
  2811. 8005376: 5cd3 ldrb r3, [r2, r3]
  2812. 8005378: 4a03 ldr r2, [pc, #12] ; (8005388 <HAL_RCC_GetPCLK1Freq+0x1c>)
  2813. 800537a: 6810 ldr r0, [r2, #0]
  2814. }
  2815. 800537c: 40d8 lsrs r0, r3
  2816. 800537e: 4770 bx lr
  2817. 8005380: 40021000 .word 0x40021000
  2818. 8005384: 0800880e .word 0x0800880e
  2819. 8005388: 20000008 .word 0x20000008
  2820. 0800538c <HAL_RCC_GetPCLK2Freq>:
  2821. return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
  2822. 800538c: 4b04 ldr r3, [pc, #16] ; (80053a0 <HAL_RCC_GetPCLK2Freq+0x14>)
  2823. 800538e: 4a05 ldr r2, [pc, #20] ; (80053a4 <HAL_RCC_GetPCLK2Freq+0x18>)
  2824. 8005390: 685b ldr r3, [r3, #4]
  2825. 8005392: f3c3 23c2 ubfx r3, r3, #11, #3
  2826. 8005396: 5cd3 ldrb r3, [r2, r3]
  2827. 8005398: 4a03 ldr r2, [pc, #12] ; (80053a8 <HAL_RCC_GetPCLK2Freq+0x1c>)
  2828. 800539a: 6810 ldr r0, [r2, #0]
  2829. }
  2830. 800539c: 40d8 lsrs r0, r3
  2831. 800539e: 4770 bx lr
  2832. 80053a0: 40021000 .word 0x40021000
  2833. 80053a4: 0800880e .word 0x0800880e
  2834. 80053a8: 20000008 .word 0x20000008
  2835. 080053ac <HAL_TIM_Base_Start_IT>:
  2836. {
  2837. /* Check the parameters */
  2838. assert_param(IS_TIM_INSTANCE(htim->Instance));
  2839. /* Enable the TIM Update interrupt */
  2840. __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
  2841. 80053ac: 6803 ldr r3, [r0, #0]
  2842. /* Enable the Peripheral */
  2843. __HAL_TIM_ENABLE(htim);
  2844. /* Return function status */
  2845. return HAL_OK;
  2846. }
  2847. 80053ae: 2000 movs r0, #0
  2848. __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
  2849. 80053b0: 68da ldr r2, [r3, #12]
  2850. 80053b2: f042 0201 orr.w r2, r2, #1
  2851. 80053b6: 60da str r2, [r3, #12]
  2852. __HAL_TIM_ENABLE(htim);
  2853. 80053b8: 681a ldr r2, [r3, #0]
  2854. 80053ba: f042 0201 orr.w r2, r2, #1
  2855. 80053be: 601a str r2, [r3, #0]
  2856. }
  2857. 80053c0: 4770 bx lr
  2858. 080053c2 <HAL_TIM_OC_DelayElapsedCallback>:
  2859. 80053c2: 4770 bx lr
  2860. 080053c4 <HAL_TIM_IC_CaptureCallback>:
  2861. 80053c4: 4770 bx lr
  2862. 080053c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  2863. 80053c6: 4770 bx lr
  2864. 080053c8 <HAL_TIM_TriggerCallback>:
  2865. 80053c8: 4770 bx lr
  2866. 080053ca <HAL_TIM_IRQHandler>:
  2867. * @retval None
  2868. */
  2869. void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
  2870. {
  2871. /* Capture compare 1 event */
  2872. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
  2873. 80053ca: 6803 ldr r3, [r0, #0]
  2874. {
  2875. 80053cc: b510 push {r4, lr}
  2876. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
  2877. 80053ce: 691a ldr r2, [r3, #16]
  2878. {
  2879. 80053d0: 4604 mov r4, r0
  2880. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
  2881. 80053d2: 0791 lsls r1, r2, #30
  2882. 80053d4: d50e bpl.n 80053f4 <HAL_TIM_IRQHandler+0x2a>
  2883. {
  2884. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
  2885. 80053d6: 68da ldr r2, [r3, #12]
  2886. 80053d8: 0792 lsls r2, r2, #30
  2887. 80053da: d50b bpl.n 80053f4 <HAL_TIM_IRQHandler+0x2a>
  2888. {
  2889. {
  2890. __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
  2891. 80053dc: f06f 0202 mvn.w r2, #2
  2892. 80053e0: 611a str r2, [r3, #16]
  2893. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
  2894. 80053e2: 2201 movs r2, #1
  2895. /* Input capture event */
  2896. if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
  2897. 80053e4: 699b ldr r3, [r3, #24]
  2898. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
  2899. 80053e6: 7702 strb r2, [r0, #28]
  2900. if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
  2901. 80053e8: 079b lsls r3, r3, #30
  2902. 80053ea: d077 beq.n 80054dc <HAL_TIM_IRQHandler+0x112>
  2903. {
  2904. HAL_TIM_IC_CaptureCallback(htim);
  2905. 80053ec: f7ff ffea bl 80053c4 <HAL_TIM_IC_CaptureCallback>
  2906. else
  2907. {
  2908. HAL_TIM_OC_DelayElapsedCallback(htim);
  2909. HAL_TIM_PWM_PulseFinishedCallback(htim);
  2910. }
  2911. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
  2912. 80053f0: 2300 movs r3, #0
  2913. 80053f2: 7723 strb r3, [r4, #28]
  2914. }
  2915. }
  2916. }
  2917. /* Capture compare 2 event */
  2918. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  2919. 80053f4: 6823 ldr r3, [r4, #0]
  2920. 80053f6: 691a ldr r2, [r3, #16]
  2921. 80053f8: 0750 lsls r0, r2, #29
  2922. 80053fa: d510 bpl.n 800541e <HAL_TIM_IRQHandler+0x54>
  2923. {
  2924. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
  2925. 80053fc: 68da ldr r2, [r3, #12]
  2926. 80053fe: 0751 lsls r1, r2, #29
  2927. 8005400: d50d bpl.n 800541e <HAL_TIM_IRQHandler+0x54>
  2928. {
  2929. __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
  2930. 8005402: f06f 0204 mvn.w r2, #4
  2931. 8005406: 611a str r2, [r3, #16]
  2932. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
  2933. 8005408: 2202 movs r2, #2
  2934. /* Input capture event */
  2935. if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
  2936. 800540a: 699b ldr r3, [r3, #24]
  2937. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
  2938. 800540c: 7722 strb r2, [r4, #28]
  2939. if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
  2940. 800540e: f413 7f40 tst.w r3, #768 ; 0x300
  2941. {
  2942. HAL_TIM_IC_CaptureCallback(htim);
  2943. 8005412: 4620 mov r0, r4
  2944. if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
  2945. 8005414: d068 beq.n 80054e8 <HAL_TIM_IRQHandler+0x11e>
  2946. HAL_TIM_IC_CaptureCallback(htim);
  2947. 8005416: f7ff ffd5 bl 80053c4 <HAL_TIM_IC_CaptureCallback>
  2948. else
  2949. {
  2950. HAL_TIM_OC_DelayElapsedCallback(htim);
  2951. HAL_TIM_PWM_PulseFinishedCallback(htim);
  2952. }
  2953. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
  2954. 800541a: 2300 movs r3, #0
  2955. 800541c: 7723 strb r3, [r4, #28]
  2956. }
  2957. }
  2958. /* Capture compare 3 event */
  2959. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  2960. 800541e: 6823 ldr r3, [r4, #0]
  2961. 8005420: 691a ldr r2, [r3, #16]
  2962. 8005422: 0712 lsls r2, r2, #28
  2963. 8005424: d50f bpl.n 8005446 <HAL_TIM_IRQHandler+0x7c>
  2964. {
  2965. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
  2966. 8005426: 68da ldr r2, [r3, #12]
  2967. 8005428: 0710 lsls r0, r2, #28
  2968. 800542a: d50c bpl.n 8005446 <HAL_TIM_IRQHandler+0x7c>
  2969. {
  2970. __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
  2971. 800542c: f06f 0208 mvn.w r2, #8
  2972. 8005430: 611a str r2, [r3, #16]
  2973. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
  2974. 8005432: 2204 movs r2, #4
  2975. /* Input capture event */
  2976. if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
  2977. 8005434: 69db ldr r3, [r3, #28]
  2978. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
  2979. 8005436: 7722 strb r2, [r4, #28]
  2980. if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
  2981. 8005438: 0799 lsls r1, r3, #30
  2982. {
  2983. HAL_TIM_IC_CaptureCallback(htim);
  2984. 800543a: 4620 mov r0, r4
  2985. if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
  2986. 800543c: d05a beq.n 80054f4 <HAL_TIM_IRQHandler+0x12a>
  2987. HAL_TIM_IC_CaptureCallback(htim);
  2988. 800543e: f7ff ffc1 bl 80053c4 <HAL_TIM_IC_CaptureCallback>
  2989. else
  2990. {
  2991. HAL_TIM_OC_DelayElapsedCallback(htim);
  2992. HAL_TIM_PWM_PulseFinishedCallback(htim);
  2993. }
  2994. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
  2995. 8005442: 2300 movs r3, #0
  2996. 8005444: 7723 strb r3, [r4, #28]
  2997. }
  2998. }
  2999. /* Capture compare 4 event */
  3000. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  3001. 8005446: 6823 ldr r3, [r4, #0]
  3002. 8005448: 691a ldr r2, [r3, #16]
  3003. 800544a: 06d2 lsls r2, r2, #27
  3004. 800544c: d510 bpl.n 8005470 <HAL_TIM_IRQHandler+0xa6>
  3005. {
  3006. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
  3007. 800544e: 68da ldr r2, [r3, #12]
  3008. 8005450: 06d0 lsls r0, r2, #27
  3009. 8005452: d50d bpl.n 8005470 <HAL_TIM_IRQHandler+0xa6>
  3010. {
  3011. __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
  3012. 8005454: f06f 0210 mvn.w r2, #16
  3013. 8005458: 611a str r2, [r3, #16]
  3014. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
  3015. 800545a: 2208 movs r2, #8
  3016. /* Input capture event */
  3017. if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
  3018. 800545c: 69db ldr r3, [r3, #28]
  3019. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
  3020. 800545e: 7722 strb r2, [r4, #28]
  3021. if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
  3022. 8005460: f413 7f40 tst.w r3, #768 ; 0x300
  3023. {
  3024. HAL_TIM_IC_CaptureCallback(htim);
  3025. 8005464: 4620 mov r0, r4
  3026. if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
  3027. 8005466: d04b beq.n 8005500 <HAL_TIM_IRQHandler+0x136>
  3028. HAL_TIM_IC_CaptureCallback(htim);
  3029. 8005468: f7ff ffac bl 80053c4 <HAL_TIM_IC_CaptureCallback>
  3030. else
  3031. {
  3032. HAL_TIM_OC_DelayElapsedCallback(htim);
  3033. HAL_TIM_PWM_PulseFinishedCallback(htim);
  3034. }
  3035. htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
  3036. 800546c: 2300 movs r3, #0
  3037. 800546e: 7723 strb r3, [r4, #28]
  3038. }
  3039. }
  3040. /* TIM Update event */
  3041. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
  3042. 8005470: 6823 ldr r3, [r4, #0]
  3043. 8005472: 691a ldr r2, [r3, #16]
  3044. 8005474: 07d1 lsls r1, r2, #31
  3045. 8005476: d508 bpl.n 800548a <HAL_TIM_IRQHandler+0xc0>
  3046. {
  3047. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
  3048. 8005478: 68da ldr r2, [r3, #12]
  3049. 800547a: 07d2 lsls r2, r2, #31
  3050. 800547c: d505 bpl.n 800548a <HAL_TIM_IRQHandler+0xc0>
  3051. {
  3052. __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
  3053. 800547e: f06f 0201 mvn.w r2, #1
  3054. HAL_TIM_PeriodElapsedCallback(htim);
  3055. 8005482: 4620 mov r0, r4
  3056. __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
  3057. 8005484: 611a str r2, [r3, #16]
  3058. HAL_TIM_PeriodElapsedCallback(htim);
  3059. 8005486: f001 fa45 bl 8006914 <HAL_TIM_PeriodElapsedCallback>
  3060. }
  3061. }
  3062. /* TIM Break input event */
  3063. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
  3064. 800548a: 6823 ldr r3, [r4, #0]
  3065. 800548c: 691a ldr r2, [r3, #16]
  3066. 800548e: 0610 lsls r0, r2, #24
  3067. 8005490: d508 bpl.n 80054a4 <HAL_TIM_IRQHandler+0xda>
  3068. {
  3069. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
  3070. 8005492: 68da ldr r2, [r3, #12]
  3071. 8005494: 0611 lsls r1, r2, #24
  3072. 8005496: d505 bpl.n 80054a4 <HAL_TIM_IRQHandler+0xda>
  3073. {
  3074. __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
  3075. 8005498: f06f 0280 mvn.w r2, #128 ; 0x80
  3076. HAL_TIMEx_BreakCallback(htim);
  3077. 800549c: 4620 mov r0, r4
  3078. __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
  3079. 800549e: 611a str r2, [r3, #16]
  3080. HAL_TIMEx_BreakCallback(htim);
  3081. 80054a0: f000 f8bf bl 8005622 <HAL_TIMEx_BreakCallback>
  3082. }
  3083. }
  3084. /* TIM Trigger detection event */
  3085. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
  3086. 80054a4: 6823 ldr r3, [r4, #0]
  3087. 80054a6: 691a ldr r2, [r3, #16]
  3088. 80054a8: 0652 lsls r2, r2, #25
  3089. 80054aa: d508 bpl.n 80054be <HAL_TIM_IRQHandler+0xf4>
  3090. {
  3091. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
  3092. 80054ac: 68da ldr r2, [r3, #12]
  3093. 80054ae: 0650 lsls r0, r2, #25
  3094. 80054b0: d505 bpl.n 80054be <HAL_TIM_IRQHandler+0xf4>
  3095. {
  3096. __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
  3097. 80054b2: f06f 0240 mvn.w r2, #64 ; 0x40
  3098. HAL_TIM_TriggerCallback(htim);
  3099. 80054b6: 4620 mov r0, r4
  3100. __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
  3101. 80054b8: 611a str r2, [r3, #16]
  3102. HAL_TIM_TriggerCallback(htim);
  3103. 80054ba: f7ff ff85 bl 80053c8 <HAL_TIM_TriggerCallback>
  3104. }
  3105. }
  3106. /* TIM commutation event */
  3107. if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  3108. 80054be: 6823 ldr r3, [r4, #0]
  3109. 80054c0: 691a ldr r2, [r3, #16]
  3110. 80054c2: 0691 lsls r1, r2, #26
  3111. 80054c4: d522 bpl.n 800550c <HAL_TIM_IRQHandler+0x142>
  3112. {
  3113. if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
  3114. 80054c6: 68da ldr r2, [r3, #12]
  3115. 80054c8: 0692 lsls r2, r2, #26
  3116. 80054ca: d51f bpl.n 800550c <HAL_TIM_IRQHandler+0x142>
  3117. {
  3118. __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
  3119. 80054cc: f06f 0220 mvn.w r2, #32
  3120. HAL_TIMEx_CommutationCallback(htim);
  3121. 80054d0: 4620 mov r0, r4
  3122. }
  3123. }
  3124. }
  3125. 80054d2: e8bd 4010 ldmia.w sp!, {r4, lr}
  3126. __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
  3127. 80054d6: 611a str r2, [r3, #16]
  3128. HAL_TIMEx_CommutationCallback(htim);
  3129. 80054d8: f000 b8a2 b.w 8005620 <HAL_TIMEx_CommutationCallback>
  3130. HAL_TIM_OC_DelayElapsedCallback(htim);
  3131. 80054dc: f7ff ff71 bl 80053c2 <HAL_TIM_OC_DelayElapsedCallback>
  3132. HAL_TIM_PWM_PulseFinishedCallback(htim);
  3133. 80054e0: 4620 mov r0, r4
  3134. 80054e2: f7ff ff70 bl 80053c6 <HAL_TIM_PWM_PulseFinishedCallback>
  3135. 80054e6: e783 b.n 80053f0 <HAL_TIM_IRQHandler+0x26>
  3136. HAL_TIM_OC_DelayElapsedCallback(htim);
  3137. 80054e8: f7ff ff6b bl 80053c2 <HAL_TIM_OC_DelayElapsedCallback>
  3138. HAL_TIM_PWM_PulseFinishedCallback(htim);
  3139. 80054ec: 4620 mov r0, r4
  3140. 80054ee: f7ff ff6a bl 80053c6 <HAL_TIM_PWM_PulseFinishedCallback>
  3141. 80054f2: e792 b.n 800541a <HAL_TIM_IRQHandler+0x50>
  3142. HAL_TIM_OC_DelayElapsedCallback(htim);
  3143. 80054f4: f7ff ff65 bl 80053c2 <HAL_TIM_OC_DelayElapsedCallback>
  3144. HAL_TIM_PWM_PulseFinishedCallback(htim);
  3145. 80054f8: 4620 mov r0, r4
  3146. 80054fa: f7ff ff64 bl 80053c6 <HAL_TIM_PWM_PulseFinishedCallback>
  3147. 80054fe: e7a0 b.n 8005442 <HAL_TIM_IRQHandler+0x78>
  3148. HAL_TIM_OC_DelayElapsedCallback(htim);
  3149. 8005500: f7ff ff5f bl 80053c2 <HAL_TIM_OC_DelayElapsedCallback>
  3150. HAL_TIM_PWM_PulseFinishedCallback(htim);
  3151. 8005504: 4620 mov r0, r4
  3152. 8005506: f7ff ff5e bl 80053c6 <HAL_TIM_PWM_PulseFinishedCallback>
  3153. 800550a: e7af b.n 800546c <HAL_TIM_IRQHandler+0xa2>
  3154. 800550c: bd10 pop {r4, pc}
  3155. ...
  3156. 08005510 <TIM_Base_SetConfig>:
  3157. {
  3158. uint32_t tmpcr1 = 0U;
  3159. tmpcr1 = TIMx->CR1;
  3160. /* Set TIM Time Base Unit parameters ---------------------------------------*/
  3161. if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  3162. 8005510: 4a24 ldr r2, [pc, #144] ; (80055a4 <TIM_Base_SetConfig+0x94>)
  3163. tmpcr1 = TIMx->CR1;
  3164. 8005512: 6803 ldr r3, [r0, #0]
  3165. if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  3166. 8005514: 4290 cmp r0, r2
  3167. 8005516: d012 beq.n 800553e <TIM_Base_SetConfig+0x2e>
  3168. 8005518: f502 6200 add.w r2, r2, #2048 ; 0x800
  3169. 800551c: 4290 cmp r0, r2
  3170. 800551e: d00e beq.n 800553e <TIM_Base_SetConfig+0x2e>
  3171. 8005520: f1b0 4f80 cmp.w r0, #1073741824 ; 0x40000000
  3172. 8005524: d00b beq.n 800553e <TIM_Base_SetConfig+0x2e>
  3173. 8005526: f5a2 3298 sub.w r2, r2, #77824 ; 0x13000
  3174. 800552a: 4290 cmp r0, r2
  3175. 800552c: d007 beq.n 800553e <TIM_Base_SetConfig+0x2e>
  3176. 800552e: f502 6280 add.w r2, r2, #1024 ; 0x400
  3177. 8005532: 4290 cmp r0, r2
  3178. 8005534: d003 beq.n 800553e <TIM_Base_SetConfig+0x2e>
  3179. 8005536: f502 6280 add.w r2, r2, #1024 ; 0x400
  3180. 800553a: 4290 cmp r0, r2
  3181. 800553c: d11d bne.n 800557a <TIM_Base_SetConfig+0x6a>
  3182. {
  3183. /* Select the Counter Mode */
  3184. tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
  3185. tmpcr1 |= Structure->CounterMode;
  3186. 800553e: 684a ldr r2, [r1, #4]
  3187. tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
  3188. 8005540: f023 0370 bic.w r3, r3, #112 ; 0x70
  3189. tmpcr1 |= Structure->CounterMode;
  3190. 8005544: 4313 orrs r3, r2
  3191. }
  3192. if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  3193. 8005546: 4a17 ldr r2, [pc, #92] ; (80055a4 <TIM_Base_SetConfig+0x94>)
  3194. 8005548: 4290 cmp r0, r2
  3195. 800554a: d012 beq.n 8005572 <TIM_Base_SetConfig+0x62>
  3196. 800554c: f502 6200 add.w r2, r2, #2048 ; 0x800
  3197. 8005550: 4290 cmp r0, r2
  3198. 8005552: d00e beq.n 8005572 <TIM_Base_SetConfig+0x62>
  3199. 8005554: f1b0 4f80 cmp.w r0, #1073741824 ; 0x40000000
  3200. 8005558: d00b beq.n 8005572 <TIM_Base_SetConfig+0x62>
  3201. 800555a: f5a2 3298 sub.w r2, r2, #77824 ; 0x13000
  3202. 800555e: 4290 cmp r0, r2
  3203. 8005560: d007 beq.n 8005572 <TIM_Base_SetConfig+0x62>
  3204. 8005562: f502 6280 add.w r2, r2, #1024 ; 0x400
  3205. 8005566: 4290 cmp r0, r2
  3206. 8005568: d003 beq.n 8005572 <TIM_Base_SetConfig+0x62>
  3207. 800556a: f502 6280 add.w r2, r2, #1024 ; 0x400
  3208. 800556e: 4290 cmp r0, r2
  3209. 8005570: d103 bne.n 800557a <TIM_Base_SetConfig+0x6a>
  3210. {
  3211. /* Set the clock division */
  3212. tmpcr1 &= ~TIM_CR1_CKD;
  3213. tmpcr1 |= (uint32_t)Structure->ClockDivision;
  3214. 8005572: 68ca ldr r2, [r1, #12]
  3215. tmpcr1 &= ~TIM_CR1_CKD;
  3216. 8005574: f423 7340 bic.w r3, r3, #768 ; 0x300
  3217. tmpcr1 |= (uint32_t)Structure->ClockDivision;
  3218. 8005578: 4313 orrs r3, r2
  3219. }
  3220. /* Set the auto-reload preload */
  3221. tmpcr1 &= ~TIM_CR1_ARPE;
  3222. tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
  3223. 800557a: 694a ldr r2, [r1, #20]
  3224. tmpcr1 &= ~TIM_CR1_ARPE;
  3225. 800557c: f023 0380 bic.w r3, r3, #128 ; 0x80
  3226. tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
  3227. 8005580: 4313 orrs r3, r2
  3228. TIMx->CR1 = tmpcr1;
  3229. 8005582: 6003 str r3, [r0, #0]
  3230. /* Set the Autoreload value */
  3231. TIMx->ARR = (uint32_t)Structure->Period ;
  3232. 8005584: 688b ldr r3, [r1, #8]
  3233. 8005586: 62c3 str r3, [r0, #44] ; 0x2c
  3234. /* Set the Prescaler value */
  3235. TIMx->PSC = (uint32_t)Structure->Prescaler;
  3236. 8005588: 680b ldr r3, [r1, #0]
  3237. 800558a: 6283 str r3, [r0, #40] ; 0x28
  3238. if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
  3239. 800558c: 4b05 ldr r3, [pc, #20] ; (80055a4 <TIM_Base_SetConfig+0x94>)
  3240. 800558e: 4298 cmp r0, r3
  3241. 8005590: d003 beq.n 800559a <TIM_Base_SetConfig+0x8a>
  3242. 8005592: f503 6300 add.w r3, r3, #2048 ; 0x800
  3243. 8005596: 4298 cmp r0, r3
  3244. 8005598: d101 bne.n 800559e <TIM_Base_SetConfig+0x8e>
  3245. {
  3246. /* Set the Repetition Counter value */
  3247. TIMx->RCR = Structure->RepetitionCounter;
  3248. 800559a: 690b ldr r3, [r1, #16]
  3249. 800559c: 6303 str r3, [r0, #48] ; 0x30
  3250. }
  3251. /* Generate an update event to reload the Prescaler
  3252. and the repetition counter(only for TIM1 and TIM8) value immediatly */
  3253. TIMx->EGR = TIM_EGR_UG;
  3254. 800559e: 2301 movs r3, #1
  3255. 80055a0: 6143 str r3, [r0, #20]
  3256. 80055a2: 4770 bx lr
  3257. 80055a4: 40012c00 .word 0x40012c00
  3258. 080055a8 <HAL_TIM_Base_Init>:
  3259. {
  3260. 80055a8: b510 push {r4, lr}
  3261. if(htim == NULL)
  3262. 80055aa: 4604 mov r4, r0
  3263. 80055ac: b1a0 cbz r0, 80055d8 <HAL_TIM_Base_Init+0x30>
  3264. if(htim->State == HAL_TIM_STATE_RESET)
  3265. 80055ae: f890 303d ldrb.w r3, [r0, #61] ; 0x3d
  3266. 80055b2: f003 02ff and.w r2, r3, #255 ; 0xff
  3267. 80055b6: b91b cbnz r3, 80055c0 <HAL_TIM_Base_Init+0x18>
  3268. htim->Lock = HAL_UNLOCKED;
  3269. 80055b8: f880 203c strb.w r2, [r0, #60] ; 0x3c
  3270. HAL_TIM_Base_MspInit(htim);
  3271. 80055bc: f001 fe58 bl 8007270 <HAL_TIM_Base_MspInit>
  3272. htim->State= HAL_TIM_STATE_BUSY;
  3273. 80055c0: 2302 movs r3, #2
  3274. TIM_Base_SetConfig(htim->Instance, &htim->Init);
  3275. 80055c2: 6820 ldr r0, [r4, #0]
  3276. htim->State= HAL_TIM_STATE_BUSY;
  3277. 80055c4: f884 303d strb.w r3, [r4, #61] ; 0x3d
  3278. TIM_Base_SetConfig(htim->Instance, &htim->Init);
  3279. 80055c8: 1d21 adds r1, r4, #4
  3280. 80055ca: f7ff ffa1 bl 8005510 <TIM_Base_SetConfig>
  3281. htim->State= HAL_TIM_STATE_READY;
  3282. 80055ce: 2301 movs r3, #1
  3283. return HAL_OK;
  3284. 80055d0: 2000 movs r0, #0
  3285. htim->State= HAL_TIM_STATE_READY;
  3286. 80055d2: f884 303d strb.w r3, [r4, #61] ; 0x3d
  3287. return HAL_OK;
  3288. 80055d6: bd10 pop {r4, pc}
  3289. return HAL_ERROR;
  3290. 80055d8: 2001 movs r0, #1
  3291. }
  3292. 80055da: bd10 pop {r4, pc}
  3293. 080055dc <HAL_TIMEx_MasterConfigSynchronization>:
  3294. /* Check the parameters */
  3295. assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  3296. assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  3297. assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  3298. __HAL_LOCK(htim);
  3299. 80055dc: f890 303c ldrb.w r3, [r0, #60] ; 0x3c
  3300. {
  3301. 80055e0: b510 push {r4, lr}
  3302. __HAL_LOCK(htim);
  3303. 80055e2: 2b01 cmp r3, #1
  3304. 80055e4: f04f 0302 mov.w r3, #2
  3305. 80055e8: d018 beq.n 800561c <HAL_TIMEx_MasterConfigSynchronization+0x40>
  3306. htim->State = HAL_TIM_STATE_BUSY;
  3307. 80055ea: f880 303d strb.w r3, [r0, #61] ; 0x3d
  3308. /* Reset the MMS Bits */
  3309. htim->Instance->CR2 &= ~TIM_CR2_MMS;
  3310. 80055ee: 6803 ldr r3, [r0, #0]
  3311. /* Select the TRGO source */
  3312. htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
  3313. 80055f0: 680c ldr r4, [r1, #0]
  3314. htim->Instance->CR2 &= ~TIM_CR2_MMS;
  3315. 80055f2: 685a ldr r2, [r3, #4]
  3316. /* Reset the MSM Bit */
  3317. htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  3318. /* Set or Reset the MSM Bit */
  3319. htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
  3320. 80055f4: 6849 ldr r1, [r1, #4]
  3321. htim->Instance->CR2 &= ~TIM_CR2_MMS;
  3322. 80055f6: f022 0270 bic.w r2, r2, #112 ; 0x70
  3323. 80055fa: 605a str r2, [r3, #4]
  3324. htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
  3325. 80055fc: 685a ldr r2, [r3, #4]
  3326. 80055fe: 4322 orrs r2, r4
  3327. 8005600: 605a str r2, [r3, #4]
  3328. htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  3329. 8005602: 689a ldr r2, [r3, #8]
  3330. 8005604: f022 0280 bic.w r2, r2, #128 ; 0x80
  3331. 8005608: 609a str r2, [r3, #8]
  3332. htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
  3333. 800560a: 689a ldr r2, [r3, #8]
  3334. 800560c: 430a orrs r2, r1
  3335. 800560e: 609a str r2, [r3, #8]
  3336. htim->State = HAL_TIM_STATE_READY;
  3337. 8005610: 2301 movs r3, #1
  3338. 8005612: f880 303d strb.w r3, [r0, #61] ; 0x3d
  3339. __HAL_UNLOCK(htim);
  3340. 8005616: 2300 movs r3, #0
  3341. 8005618: f880 303c strb.w r3, [r0, #60] ; 0x3c
  3342. __HAL_LOCK(htim);
  3343. 800561c: 4618 mov r0, r3
  3344. return HAL_OK;
  3345. }
  3346. 800561e: bd10 pop {r4, pc}
  3347. 08005620 <HAL_TIMEx_CommutationCallback>:
  3348. 8005620: 4770 bx lr
  3349. 08005622 <HAL_TIMEx_BreakCallback>:
  3350. * @brief Hall Break detection callback in non blocking mode
  3351. * @param htim : TIM handle
  3352. * @retval None
  3353. */
  3354. __weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
  3355. {
  3356. 8005622: 4770 bx lr
  3357. 08005624 <UART_EndRxTransfer>:
  3358. * @retval None
  3359. */
  3360. static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
  3361. {
  3362. /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  3363. CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  3364. 8005624: 6803 ldr r3, [r0, #0]
  3365. 8005626: 68da ldr r2, [r3, #12]
  3366. 8005628: f422 7290 bic.w r2, r2, #288 ; 0x120
  3367. 800562c: 60da str r2, [r3, #12]
  3368. CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
  3369. 800562e: 695a ldr r2, [r3, #20]
  3370. 8005630: f022 0201 bic.w r2, r2, #1
  3371. 8005634: 615a str r2, [r3, #20]
  3372. /* At end of Rx process, restore huart->RxState to Ready */
  3373. huart->RxState = HAL_UART_STATE_READY;
  3374. 8005636: 2320 movs r3, #32
  3375. 8005638: f880 303a strb.w r3, [r0, #58] ; 0x3a
  3376. 800563c: 4770 bx lr
  3377. ...
  3378. 08005640 <UART_SetConfig>:
  3379. * @param huart: pointer to a UART_HandleTypeDef structure that contains
  3380. * the configuration information for the specified UART module.
  3381. * @retval None
  3382. */
  3383. static void UART_SetConfig(UART_HandleTypeDef *huart)
  3384. {
  3385. 8005640: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  3386. assert_param(IS_UART_MODE(huart->Init.Mode));
  3387. /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  3388. /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  3389. * to huart->Init.StopBits value */
  3390. MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
  3391. 8005644: 6805 ldr r5, [r0, #0]
  3392. 8005646: 68c2 ldr r2, [r0, #12]
  3393. 8005648: 692b ldr r3, [r5, #16]
  3394. tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  3395. MODIFY_REG(huart->Instance->CR1,
  3396. (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
  3397. tmpreg);
  3398. #else
  3399. tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  3400. 800564a: 6901 ldr r1, [r0, #16]
  3401. MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
  3402. 800564c: f423 5340 bic.w r3, r3, #12288 ; 0x3000
  3403. 8005650: 4313 orrs r3, r2
  3404. 8005652: 612b str r3, [r5, #16]
  3405. tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  3406. 8005654: 6883 ldr r3, [r0, #8]
  3407. MODIFY_REG(huart->Instance->CR1,
  3408. 8005656: 68ea ldr r2, [r5, #12]
  3409. tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  3410. 8005658: 430b orrs r3, r1
  3411. 800565a: 6941 ldr r1, [r0, #20]
  3412. MODIFY_REG(huart->Instance->CR1,
  3413. 800565c: f422 52b0 bic.w r2, r2, #5632 ; 0x1600
  3414. 8005660: f022 020c bic.w r2, r2, #12
  3415. tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  3416. 8005664: 430b orrs r3, r1
  3417. MODIFY_REG(huart->Instance->CR1,
  3418. 8005666: 4313 orrs r3, r2
  3419. 8005668: 60eb str r3, [r5, #12]
  3420. tmpreg);
  3421. #endif /* USART_CR1_OVER8 */
  3422. /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  3423. /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  3424. MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
  3425. 800566a: 696b ldr r3, [r5, #20]
  3426. 800566c: 6982 ldr r2, [r0, #24]
  3427. 800566e: f423 7340 bic.w r3, r3, #768 ; 0x300
  3428. 8005672: 4313 orrs r3, r2
  3429. 8005674: 616b str r3, [r5, #20]
  3430. huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  3431. }
  3432. }
  3433. #else
  3434. /*-------------------------- USART BRR Configuration ---------------------*/
  3435. if(huart->Instance == USART1)
  3436. 8005676: 4b40 ldr r3, [pc, #256] ; (8005778 <UART_SetConfig+0x138>)
  3437. {
  3438. 8005678: 4681 mov r9, r0
  3439. if(huart->Instance == USART1)
  3440. 800567a: 429d cmp r5, r3
  3441. 800567c: f04f 0419 mov.w r4, #25
  3442. 8005680: d146 bne.n 8005710 <UART_SetConfig+0xd0>
  3443. {
  3444. huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
  3445. 8005682: f7ff fe83 bl 800538c <HAL_RCC_GetPCLK2Freq>
  3446. 8005686: fb04 f300 mul.w r3, r4, r0
  3447. 800568a: f8d9 6004 ldr.w r6, [r9, #4]
  3448. 800568e: f04f 0864 mov.w r8, #100 ; 0x64
  3449. 8005692: 00b6 lsls r6, r6, #2
  3450. 8005694: fbb3 f3f6 udiv r3, r3, r6
  3451. 8005698: fbb3 f3f8 udiv r3, r3, r8
  3452. 800569c: 011e lsls r6, r3, #4
  3453. 800569e: f7ff fe75 bl 800538c <HAL_RCC_GetPCLK2Freq>
  3454. 80056a2: 4360 muls r0, r4
  3455. 80056a4: f8d9 3004 ldr.w r3, [r9, #4]
  3456. 80056a8: 009b lsls r3, r3, #2
  3457. 80056aa: fbb0 f7f3 udiv r7, r0, r3
  3458. 80056ae: f7ff fe6d bl 800538c <HAL_RCC_GetPCLK2Freq>
  3459. 80056b2: 4360 muls r0, r4
  3460. 80056b4: f8d9 3004 ldr.w r3, [r9, #4]
  3461. 80056b8: 009b lsls r3, r3, #2
  3462. 80056ba: fbb0 f3f3 udiv r3, r0, r3
  3463. 80056be: fbb3 f3f8 udiv r3, r3, r8
  3464. 80056c2: fb08 7313 mls r3, r8, r3, r7
  3465. 80056c6: 011b lsls r3, r3, #4
  3466. 80056c8: 3332 adds r3, #50 ; 0x32
  3467. 80056ca: fbb3 f3f8 udiv r3, r3, r8
  3468. 80056ce: f003 07f0 and.w r7, r3, #240 ; 0xf0
  3469. 80056d2: f7ff fe5b bl 800538c <HAL_RCC_GetPCLK2Freq>
  3470. 80056d6: 4360 muls r0, r4
  3471. 80056d8: f8d9 2004 ldr.w r2, [r9, #4]
  3472. 80056dc: 0092 lsls r2, r2, #2
  3473. 80056de: fbb0 faf2 udiv sl, r0, r2
  3474. 80056e2: f7ff fe53 bl 800538c <HAL_RCC_GetPCLK2Freq>
  3475. }
  3476. else
  3477. {
  3478. huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  3479. 80056e6: 4360 muls r0, r4
  3480. 80056e8: f8d9 3004 ldr.w r3, [r9, #4]
  3481. 80056ec: 009b lsls r3, r3, #2
  3482. 80056ee: fbb0 f3f3 udiv r3, r0, r3
  3483. 80056f2: fbb3 f3f8 udiv r3, r3, r8
  3484. 80056f6: fb08 a313 mls r3, r8, r3, sl
  3485. 80056fa: 011b lsls r3, r3, #4
  3486. 80056fc: 3332 adds r3, #50 ; 0x32
  3487. 80056fe: fbb3 f3f8 udiv r3, r3, r8
  3488. 8005702: f003 030f and.w r3, r3, #15
  3489. 8005706: 433b orrs r3, r7
  3490. 8005708: 4433 add r3, r6
  3491. 800570a: 60ab str r3, [r5, #8]
  3492. 800570c: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  3493. 8005710: f7ff fe2c bl 800536c <HAL_RCC_GetPCLK1Freq>
  3494. 8005714: fb04 f300 mul.w r3, r4, r0
  3495. 8005718: f8d9 6004 ldr.w r6, [r9, #4]
  3496. 800571c: f04f 0864 mov.w r8, #100 ; 0x64
  3497. 8005720: 00b6 lsls r6, r6, #2
  3498. 8005722: fbb3 f3f6 udiv r3, r3, r6
  3499. 8005726: fbb3 f3f8 udiv r3, r3, r8
  3500. 800572a: 011e lsls r6, r3, #4
  3501. 800572c: f7ff fe1e bl 800536c <HAL_RCC_GetPCLK1Freq>
  3502. 8005730: 4360 muls r0, r4
  3503. 8005732: f8d9 3004 ldr.w r3, [r9, #4]
  3504. 8005736: 009b lsls r3, r3, #2
  3505. 8005738: fbb0 f7f3 udiv r7, r0, r3
  3506. 800573c: f7ff fe16 bl 800536c <HAL_RCC_GetPCLK1Freq>
  3507. 8005740: 4360 muls r0, r4
  3508. 8005742: f8d9 3004 ldr.w r3, [r9, #4]
  3509. 8005746: 009b lsls r3, r3, #2
  3510. 8005748: fbb0 f3f3 udiv r3, r0, r3
  3511. 800574c: fbb3 f3f8 udiv r3, r3, r8
  3512. 8005750: fb08 7313 mls r3, r8, r3, r7
  3513. 8005754: 011b lsls r3, r3, #4
  3514. 8005756: 3332 adds r3, #50 ; 0x32
  3515. 8005758: fbb3 f3f8 udiv r3, r3, r8
  3516. 800575c: f003 07f0 and.w r7, r3, #240 ; 0xf0
  3517. 8005760: f7ff fe04 bl 800536c <HAL_RCC_GetPCLK1Freq>
  3518. 8005764: 4360 muls r0, r4
  3519. 8005766: f8d9 2004 ldr.w r2, [r9, #4]
  3520. 800576a: 0092 lsls r2, r2, #2
  3521. 800576c: fbb0 faf2 udiv sl, r0, r2
  3522. 8005770: f7ff fdfc bl 800536c <HAL_RCC_GetPCLK1Freq>
  3523. 8005774: e7b7 b.n 80056e6 <UART_SetConfig+0xa6>
  3524. 8005776: bf00 nop
  3525. 8005778: 40013800 .word 0x40013800
  3526. 0800577c <UART_WaitOnFlagUntilTimeout.constprop.3>:
  3527. static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
  3528. 800577c: b5f8 push {r3, r4, r5, r6, r7, lr}
  3529. 800577e: 4604 mov r4, r0
  3530. 8005780: 460e mov r6, r1
  3531. 8005782: 4617 mov r7, r2
  3532. 8005784: 461d mov r5, r3
  3533. while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
  3534. 8005786: 6821 ldr r1, [r4, #0]
  3535. 8005788: 680b ldr r3, [r1, #0]
  3536. 800578a: ea36 0303 bics.w r3, r6, r3
  3537. 800578e: d101 bne.n 8005794 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  3538. return HAL_OK;
  3539. 8005790: 2000 movs r0, #0
  3540. }
  3541. 8005792: bdf8 pop {r3, r4, r5, r6, r7, pc}
  3542. if(Timeout != HAL_MAX_DELAY)
  3543. 8005794: 1c6b adds r3, r5, #1
  3544. 8005796: d0f7 beq.n 8005788 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
  3545. if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
  3546. 8005798: b995 cbnz r5, 80057c0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
  3547. CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
  3548. 800579a: 6823 ldr r3, [r4, #0]
  3549. __HAL_UNLOCK(huart);
  3550. 800579c: 2003 movs r0, #3
  3551. CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
  3552. 800579e: 68da ldr r2, [r3, #12]
  3553. 80057a0: f422 72d0 bic.w r2, r2, #416 ; 0x1a0
  3554. 80057a4: 60da str r2, [r3, #12]
  3555. CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
  3556. 80057a6: 695a ldr r2, [r3, #20]
  3557. 80057a8: f022 0201 bic.w r2, r2, #1
  3558. 80057ac: 615a str r2, [r3, #20]
  3559. huart->gState = HAL_UART_STATE_READY;
  3560. 80057ae: 2320 movs r3, #32
  3561. 80057b0: f884 3039 strb.w r3, [r4, #57] ; 0x39
  3562. huart->RxState = HAL_UART_STATE_READY;
  3563. 80057b4: f884 303a strb.w r3, [r4, #58] ; 0x3a
  3564. __HAL_UNLOCK(huart);
  3565. 80057b8: 2300 movs r3, #0
  3566. 80057ba: f884 3038 strb.w r3, [r4, #56] ; 0x38
  3567. 80057be: bdf8 pop {r3, r4, r5, r6, r7, pc}
  3568. if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
  3569. 80057c0: f7fe fd72 bl 80042a8 <HAL_GetTick>
  3570. 80057c4: 1bc0 subs r0, r0, r7
  3571. 80057c6: 4285 cmp r5, r0
  3572. 80057c8: d2dd bcs.n 8005786 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
  3573. 80057ca: e7e6 b.n 800579a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>
  3574. 080057cc <HAL_UART_Init>:
  3575. {
  3576. 80057cc: b510 push {r4, lr}
  3577. if(huart == NULL)
  3578. 80057ce: 4604 mov r4, r0
  3579. 80057d0: b340 cbz r0, 8005824 <HAL_UART_Init+0x58>
  3580. if(huart->gState == HAL_UART_STATE_RESET)
  3581. 80057d2: f890 3039 ldrb.w r3, [r0, #57] ; 0x39
  3582. 80057d6: f003 02ff and.w r2, r3, #255 ; 0xff
  3583. 80057da: b91b cbnz r3, 80057e4 <HAL_UART_Init+0x18>
  3584. huart->Lock = HAL_UNLOCKED;
  3585. 80057dc: f880 2038 strb.w r2, [r0, #56] ; 0x38
  3586. HAL_UART_MspInit(huart);
  3587. 80057e0: f001 fd5a bl 8007298 <HAL_UART_MspInit>
  3588. huart->gState = HAL_UART_STATE_BUSY;
  3589. 80057e4: 2324 movs r3, #36 ; 0x24
  3590. __HAL_UART_DISABLE(huart);
  3591. 80057e6: 6822 ldr r2, [r4, #0]
  3592. huart->gState = HAL_UART_STATE_BUSY;
  3593. 80057e8: f884 3039 strb.w r3, [r4, #57] ; 0x39
  3594. __HAL_UART_DISABLE(huart);
  3595. 80057ec: 68d3 ldr r3, [r2, #12]
  3596. UART_SetConfig(huart);
  3597. 80057ee: 4620 mov r0, r4
  3598. __HAL_UART_DISABLE(huart);
  3599. 80057f0: f423 5300 bic.w r3, r3, #8192 ; 0x2000
  3600. 80057f4: 60d3 str r3, [r2, #12]
  3601. UART_SetConfig(huart);
  3602. 80057f6: f7ff ff23 bl 8005640 <UART_SetConfig>
  3603. CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  3604. 80057fa: 6823 ldr r3, [r4, #0]
  3605. huart->ErrorCode = HAL_UART_ERROR_NONE;
  3606. 80057fc: 2000 movs r0, #0
  3607. CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  3608. 80057fe: 691a ldr r2, [r3, #16]
  3609. 8005800: f422 4290 bic.w r2, r2, #18432 ; 0x4800
  3610. 8005804: 611a str r2, [r3, #16]
  3611. CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
  3612. 8005806: 695a ldr r2, [r3, #20]
  3613. 8005808: f022 022a bic.w r2, r2, #42 ; 0x2a
  3614. 800580c: 615a str r2, [r3, #20]
  3615. __HAL_UART_ENABLE(huart);
  3616. 800580e: 68da ldr r2, [r3, #12]
  3617. 8005810: f442 5200 orr.w r2, r2, #8192 ; 0x2000
  3618. 8005814: 60da str r2, [r3, #12]
  3619. huart->gState= HAL_UART_STATE_READY;
  3620. 8005816: 2320 movs r3, #32
  3621. huart->ErrorCode = HAL_UART_ERROR_NONE;
  3622. 8005818: 63e0 str r0, [r4, #60] ; 0x3c
  3623. huart->gState= HAL_UART_STATE_READY;
  3624. 800581a: f884 3039 strb.w r3, [r4, #57] ; 0x39
  3625. huart->RxState= HAL_UART_STATE_READY;
  3626. 800581e: f884 303a strb.w r3, [r4, #58] ; 0x3a
  3627. return HAL_OK;
  3628. 8005822: bd10 pop {r4, pc}
  3629. return HAL_ERROR;
  3630. 8005824: 2001 movs r0, #1
  3631. }
  3632. 8005826: bd10 pop {r4, pc}
  3633. 08005828 <HAL_UART_Transmit>:
  3634. {
  3635. 8005828: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
  3636. 800582c: 461f mov r7, r3
  3637. if(huart->gState == HAL_UART_STATE_READY)
  3638. 800582e: f890 3039 ldrb.w r3, [r0, #57] ; 0x39
  3639. {
  3640. 8005832: 4604 mov r4, r0
  3641. if(huart->gState == HAL_UART_STATE_READY)
  3642. 8005834: 2b20 cmp r3, #32
  3643. {
  3644. 8005836: 460d mov r5, r1
  3645. 8005838: 4690 mov r8, r2
  3646. if(huart->gState == HAL_UART_STATE_READY)
  3647. 800583a: d14e bne.n 80058da <HAL_UART_Transmit+0xb2>
  3648. if((pData == NULL) || (Size == 0U))
  3649. 800583c: 2900 cmp r1, #0
  3650. 800583e: d049 beq.n 80058d4 <HAL_UART_Transmit+0xac>
  3651. 8005840: 2a00 cmp r2, #0
  3652. 8005842: d047 beq.n 80058d4 <HAL_UART_Transmit+0xac>
  3653. __HAL_LOCK(huart);
  3654. 8005844: f890 3038 ldrb.w r3, [r0, #56] ; 0x38
  3655. 8005848: 2b01 cmp r3, #1
  3656. 800584a: d046 beq.n 80058da <HAL_UART_Transmit+0xb2>
  3657. 800584c: 2301 movs r3, #1
  3658. 800584e: f880 3038 strb.w r3, [r0, #56] ; 0x38
  3659. huart->ErrorCode = HAL_UART_ERROR_NONE;
  3660. 8005852: 2300 movs r3, #0
  3661. 8005854: 63c3 str r3, [r0, #60] ; 0x3c
  3662. huart->gState = HAL_UART_STATE_BUSY_TX;
  3663. 8005856: 2321 movs r3, #33 ; 0x21
  3664. 8005858: f880 3039 strb.w r3, [r0, #57] ; 0x39
  3665. tickstart = HAL_GetTick();
  3666. 800585c: f7fe fd24 bl 80042a8 <HAL_GetTick>
  3667. 8005860: 4606 mov r6, r0
  3668. huart->TxXferSize = Size;
  3669. 8005862: f8a4 8024 strh.w r8, [r4, #36] ; 0x24
  3670. huart->TxXferCount = Size;
  3671. 8005866: f8a4 8026 strh.w r8, [r4, #38] ; 0x26
  3672. while(huart->TxXferCount > 0U)
  3673. 800586a: 8ce3 ldrh r3, [r4, #38] ; 0x26
  3674. 800586c: b29b uxth r3, r3
  3675. 800586e: b96b cbnz r3, 800588c <HAL_UART_Transmit+0x64>
  3676. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
  3677. 8005870: 463b mov r3, r7
  3678. 8005872: 4632 mov r2, r6
  3679. 8005874: 2140 movs r1, #64 ; 0x40
  3680. 8005876: 4620 mov r0, r4
  3681. 8005878: f7ff ff80 bl 800577c <UART_WaitOnFlagUntilTimeout.constprop.3>
  3682. 800587c: b9a8 cbnz r0, 80058aa <HAL_UART_Transmit+0x82>
  3683. huart->gState = HAL_UART_STATE_READY;
  3684. 800587e: 2320 movs r3, #32
  3685. __HAL_UNLOCK(huart);
  3686. 8005880: f884 0038 strb.w r0, [r4, #56] ; 0x38
  3687. huart->gState = HAL_UART_STATE_READY;
  3688. 8005884: f884 3039 strb.w r3, [r4, #57] ; 0x39
  3689. return HAL_OK;
  3690. 8005888: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  3691. huart->TxXferCount--;
  3692. 800588c: 8ce3 ldrh r3, [r4, #38] ; 0x26
  3693. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
  3694. 800588e: 4632 mov r2, r6
  3695. huart->TxXferCount--;
  3696. 8005890: 3b01 subs r3, #1
  3697. 8005892: b29b uxth r3, r3
  3698. 8005894: 84e3 strh r3, [r4, #38] ; 0x26
  3699. if(huart->Init.WordLength == UART_WORDLENGTH_9B)
  3700. 8005896: 68a3 ldr r3, [r4, #8]
  3701. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
  3702. 8005898: 2180 movs r1, #128 ; 0x80
  3703. if(huart->Init.WordLength == UART_WORDLENGTH_9B)
  3704. 800589a: f5b3 5f80 cmp.w r3, #4096 ; 0x1000
  3705. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
  3706. 800589e: 4620 mov r0, r4
  3707. 80058a0: 463b mov r3, r7
  3708. if(huart->Init.WordLength == UART_WORDLENGTH_9B)
  3709. 80058a2: d10e bne.n 80058c2 <HAL_UART_Transmit+0x9a>
  3710. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
  3711. 80058a4: f7ff ff6a bl 800577c <UART_WaitOnFlagUntilTimeout.constprop.3>
  3712. 80058a8: b110 cbz r0, 80058b0 <HAL_UART_Transmit+0x88>
  3713. return HAL_TIMEOUT;
  3714. 80058aa: 2003 movs r0, #3
  3715. 80058ac: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  3716. huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
  3717. 80058b0: 882b ldrh r3, [r5, #0]
  3718. 80058b2: 6822 ldr r2, [r4, #0]
  3719. 80058b4: f3c3 0308 ubfx r3, r3, #0, #9
  3720. 80058b8: 6053 str r3, [r2, #4]
  3721. if(huart->Init.Parity == UART_PARITY_NONE)
  3722. 80058ba: 6923 ldr r3, [r4, #16]
  3723. 80058bc: b943 cbnz r3, 80058d0 <HAL_UART_Transmit+0xa8>
  3724. pData +=2U;
  3725. 80058be: 3502 adds r5, #2
  3726. 80058c0: e7d3 b.n 800586a <HAL_UART_Transmit+0x42>
  3727. if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
  3728. 80058c2: f7ff ff5b bl 800577c <UART_WaitOnFlagUntilTimeout.constprop.3>
  3729. 80058c6: 2800 cmp r0, #0
  3730. 80058c8: d1ef bne.n 80058aa <HAL_UART_Transmit+0x82>
  3731. huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
  3732. 80058ca: 6823 ldr r3, [r4, #0]
  3733. 80058cc: 782a ldrb r2, [r5, #0]
  3734. 80058ce: 605a str r2, [r3, #4]
  3735. 80058d0: 3501 adds r5, #1
  3736. 80058d2: e7ca b.n 800586a <HAL_UART_Transmit+0x42>
  3737. return HAL_ERROR;
  3738. 80058d4: 2001 movs r0, #1
  3739. 80058d6: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  3740. return HAL_BUSY;
  3741. 80058da: 2002 movs r0, #2
  3742. }
  3743. 80058dc: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  3744. 080058e0 <HAL_UART_Receive_IT>:
  3745. if(huart->RxState == HAL_UART_STATE_READY)
  3746. 80058e0: f890 303a ldrb.w r3, [r0, #58] ; 0x3a
  3747. 80058e4: 2b20 cmp r3, #32
  3748. 80058e6: d120 bne.n 800592a <HAL_UART_Receive_IT+0x4a>
  3749. if((pData == NULL) || (Size == 0U))
  3750. 80058e8: b1e9 cbz r1, 8005926 <HAL_UART_Receive_IT+0x46>
  3751. 80058ea: b1e2 cbz r2, 8005926 <HAL_UART_Receive_IT+0x46>
  3752. __HAL_LOCK(huart);
  3753. 80058ec: f890 3038 ldrb.w r3, [r0, #56] ; 0x38
  3754. 80058f0: 2b01 cmp r3, #1
  3755. 80058f2: d01a beq.n 800592a <HAL_UART_Receive_IT+0x4a>
  3756. huart->RxXferCount = Size;
  3757. 80058f4: 85c2 strh r2, [r0, #46] ; 0x2e
  3758. huart->RxXferSize = Size;
  3759. 80058f6: 8582 strh r2, [r0, #44] ; 0x2c
  3760. huart->ErrorCode = HAL_UART_ERROR_NONE;
  3761. 80058f8: 2300 movs r3, #0
  3762. huart->RxState = HAL_UART_STATE_BUSY_RX;
  3763. 80058fa: 2222 movs r2, #34 ; 0x22
  3764. huart->ErrorCode = HAL_UART_ERROR_NONE;
  3765. 80058fc: 63c3 str r3, [r0, #60] ; 0x3c
  3766. huart->RxState = HAL_UART_STATE_BUSY_RX;
  3767. 80058fe: f880 203a strb.w r2, [r0, #58] ; 0x3a
  3768. __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
  3769. 8005902: 6802 ldr r2, [r0, #0]
  3770. huart->pRxBuffPtr = pData;
  3771. 8005904: 6281 str r1, [r0, #40] ; 0x28
  3772. __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
  3773. 8005906: 68d1 ldr r1, [r2, #12]
  3774. __HAL_UNLOCK(huart);
  3775. 8005908: f880 3038 strb.w r3, [r0, #56] ; 0x38
  3776. __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
  3777. 800590c: f441 7180 orr.w r1, r1, #256 ; 0x100
  3778. 8005910: 60d1 str r1, [r2, #12]
  3779. __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
  3780. 8005912: 6951 ldr r1, [r2, #20]
  3781. return HAL_OK;
  3782. 8005914: 4618 mov r0, r3
  3783. __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
  3784. 8005916: f041 0101 orr.w r1, r1, #1
  3785. 800591a: 6151 str r1, [r2, #20]
  3786. __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
  3787. 800591c: 68d1 ldr r1, [r2, #12]
  3788. 800591e: f041 0120 orr.w r1, r1, #32
  3789. 8005922: 60d1 str r1, [r2, #12]
  3790. return HAL_OK;
  3791. 8005924: 4770 bx lr
  3792. return HAL_ERROR;
  3793. 8005926: 2001 movs r0, #1
  3794. 8005928: 4770 bx lr
  3795. return HAL_BUSY;
  3796. 800592a: 2002 movs r0, #2
  3797. }
  3798. 800592c: 4770 bx lr
  3799. 0800592e <HAL_UART_TxCpltCallback>:
  3800. 800592e: 4770 bx lr
  3801. 08005930 <UART_Receive_IT>:
  3802. if(huart->RxState == HAL_UART_STATE_BUSY_RX)
  3803. 8005930: f890 303a ldrb.w r3, [r0, #58] ; 0x3a
  3804. {
  3805. 8005934: b510 push {r4, lr}
  3806. if(huart->RxState == HAL_UART_STATE_BUSY_RX)
  3807. 8005936: 2b22 cmp r3, #34 ; 0x22
  3808. 8005938: d136 bne.n 80059a8 <UART_Receive_IT+0x78>
  3809. if(huart->Init.WordLength == UART_WORDLENGTH_9B)
  3810. 800593a: 6883 ldr r3, [r0, #8]
  3811. 800593c: 6901 ldr r1, [r0, #16]
  3812. 800593e: f5b3 5f80 cmp.w r3, #4096 ; 0x1000
  3813. 8005942: 6802 ldr r2, [r0, #0]
  3814. 8005944: 6a83 ldr r3, [r0, #40] ; 0x28
  3815. 8005946: d123 bne.n 8005990 <UART_Receive_IT+0x60>
  3816. *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
  3817. 8005948: 6852 ldr r2, [r2, #4]
  3818. if(huart->Init.Parity == UART_PARITY_NONE)
  3819. 800594a: b9e9 cbnz r1, 8005988 <UART_Receive_IT+0x58>
  3820. *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
  3821. 800594c: f3c2 0208 ubfx r2, r2, #0, #9
  3822. 8005950: f823 2b02 strh.w r2, [r3], #2
  3823. huart->pRxBuffPtr += 1U;
  3824. 8005954: 6283 str r3, [r0, #40] ; 0x28
  3825. if(--huart->RxXferCount == 0U)
  3826. 8005956: 8dc4 ldrh r4, [r0, #46] ; 0x2e
  3827. 8005958: 3c01 subs r4, #1
  3828. 800595a: b2a4 uxth r4, r4
  3829. 800595c: 85c4 strh r4, [r0, #46] ; 0x2e
  3830. 800595e: b98c cbnz r4, 8005984 <UART_Receive_IT+0x54>
  3831. __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
  3832. 8005960: 6803 ldr r3, [r0, #0]
  3833. 8005962: 68da ldr r2, [r3, #12]
  3834. 8005964: f022 0220 bic.w r2, r2, #32
  3835. 8005968: 60da str r2, [r3, #12]
  3836. __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
  3837. 800596a: 68da ldr r2, [r3, #12]
  3838. 800596c: f422 7280 bic.w r2, r2, #256 ; 0x100
  3839. 8005970: 60da str r2, [r3, #12]
  3840. __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
  3841. 8005972: 695a ldr r2, [r3, #20]
  3842. 8005974: f022 0201 bic.w r2, r2, #1
  3843. 8005978: 615a str r2, [r3, #20]
  3844. huart->RxState = HAL_UART_STATE_READY;
  3845. 800597a: 2320 movs r3, #32
  3846. 800597c: f880 303a strb.w r3, [r0, #58] ; 0x3a
  3847. HAL_UART_RxCpltCallback(huart);
  3848. 8005980: f000 ff72 bl 8006868 <HAL_UART_RxCpltCallback>
  3849. if(--huart->RxXferCount == 0U)
  3850. 8005984: 2000 movs r0, #0
  3851. }
  3852. 8005986: bd10 pop {r4, pc}
  3853. *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
  3854. 8005988: b2d2 uxtb r2, r2
  3855. 800598a: f823 2b01 strh.w r2, [r3], #1
  3856. 800598e: e7e1 b.n 8005954 <UART_Receive_IT+0x24>
  3857. if(huart->Init.Parity == UART_PARITY_NONE)
  3858. 8005990: b921 cbnz r1, 800599c <UART_Receive_IT+0x6c>
  3859. *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
  3860. 8005992: 1c59 adds r1, r3, #1
  3861. 8005994: 6852 ldr r2, [r2, #4]
  3862. 8005996: 6281 str r1, [r0, #40] ; 0x28
  3863. *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
  3864. 8005998: 701a strb r2, [r3, #0]
  3865. 800599a: e7dc b.n 8005956 <UART_Receive_IT+0x26>
  3866. 800599c: 6852 ldr r2, [r2, #4]
  3867. 800599e: 1c59 adds r1, r3, #1
  3868. 80059a0: 6281 str r1, [r0, #40] ; 0x28
  3869. 80059a2: f002 027f and.w r2, r2, #127 ; 0x7f
  3870. 80059a6: e7f7 b.n 8005998 <UART_Receive_IT+0x68>
  3871. return HAL_BUSY;
  3872. 80059a8: 2002 movs r0, #2
  3873. 80059aa: bd10 pop {r4, pc}
  3874. 080059ac <HAL_UART_ErrorCallback>:
  3875. 80059ac: 4770 bx lr
  3876. ...
  3877. 080059b0 <HAL_UART_IRQHandler>:
  3878. uint32_t isrflags = READ_REG(huart->Instance->SR);
  3879. 80059b0: 6803 ldr r3, [r0, #0]
  3880. {
  3881. 80059b2: b570 push {r4, r5, r6, lr}
  3882. uint32_t isrflags = READ_REG(huart->Instance->SR);
  3883. 80059b4: 681a ldr r2, [r3, #0]
  3884. {
  3885. 80059b6: 4604 mov r4, r0
  3886. if(errorflags == RESET)
  3887. 80059b8: 0716 lsls r6, r2, #28
  3888. uint32_t cr1its = READ_REG(huart->Instance->CR1);
  3889. 80059ba: 68d9 ldr r1, [r3, #12]
  3890. uint32_t cr3its = READ_REG(huart->Instance->CR3);
  3891. 80059bc: 695d ldr r5, [r3, #20]
  3892. if(errorflags == RESET)
  3893. 80059be: d107 bne.n 80059d0 <HAL_UART_IRQHandler+0x20>
  3894. if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
  3895. 80059c0: 0696 lsls r6, r2, #26
  3896. 80059c2: d55a bpl.n 8005a7a <HAL_UART_IRQHandler+0xca>
  3897. 80059c4: 068d lsls r5, r1, #26
  3898. 80059c6: d558 bpl.n 8005a7a <HAL_UART_IRQHandler+0xca>
  3899. }
  3900. 80059c8: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr}
  3901. UART_Receive_IT(huart);
  3902. 80059cc: f7ff bfb0 b.w 8005930 <UART_Receive_IT>
  3903. if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
  3904. 80059d0: f015 0501 ands.w r5, r5, #1
  3905. 80059d4: d102 bne.n 80059dc <HAL_UART_IRQHandler+0x2c>
  3906. 80059d6: f411 7f90 tst.w r1, #288 ; 0x120
  3907. 80059da: d04e beq.n 8005a7a <HAL_UART_IRQHandler+0xca>
  3908. if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
  3909. 80059dc: 07d3 lsls r3, r2, #31
  3910. 80059de: d505 bpl.n 80059ec <HAL_UART_IRQHandler+0x3c>
  3911. 80059e0: 05ce lsls r6, r1, #23
  3912. huart->ErrorCode |= HAL_UART_ERROR_PE;
  3913. 80059e2: bf42 ittt mi
  3914. 80059e4: 6be3 ldrmi r3, [r4, #60] ; 0x3c
  3915. 80059e6: f043 0301 orrmi.w r3, r3, #1
  3916. 80059ea: 63e3 strmi r3, [r4, #60] ; 0x3c
  3917. if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
  3918. 80059ec: 0750 lsls r0, r2, #29
  3919. 80059ee: d504 bpl.n 80059fa <HAL_UART_IRQHandler+0x4a>
  3920. 80059f0: b11d cbz r5, 80059fa <HAL_UART_IRQHandler+0x4a>
  3921. huart->ErrorCode |= HAL_UART_ERROR_NE;
  3922. 80059f2: 6be3 ldr r3, [r4, #60] ; 0x3c
  3923. 80059f4: f043 0302 orr.w r3, r3, #2
  3924. 80059f8: 63e3 str r3, [r4, #60] ; 0x3c
  3925. if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
  3926. 80059fa: 0793 lsls r3, r2, #30
  3927. 80059fc: d504 bpl.n 8005a08 <HAL_UART_IRQHandler+0x58>
  3928. 80059fe: b11d cbz r5, 8005a08 <HAL_UART_IRQHandler+0x58>
  3929. huart->ErrorCode |= HAL_UART_ERROR_FE;
  3930. 8005a00: 6be3 ldr r3, [r4, #60] ; 0x3c
  3931. 8005a02: f043 0304 orr.w r3, r3, #4
  3932. 8005a06: 63e3 str r3, [r4, #60] ; 0x3c
  3933. if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
  3934. 8005a08: 0716 lsls r6, r2, #28
  3935. 8005a0a: d504 bpl.n 8005a16 <HAL_UART_IRQHandler+0x66>
  3936. 8005a0c: b11d cbz r5, 8005a16 <HAL_UART_IRQHandler+0x66>
  3937. huart->ErrorCode |= HAL_UART_ERROR_ORE;
  3938. 8005a0e: 6be3 ldr r3, [r4, #60] ; 0x3c
  3939. 8005a10: f043 0308 orr.w r3, r3, #8
  3940. 8005a14: 63e3 str r3, [r4, #60] ; 0x3c
  3941. if(huart->ErrorCode != HAL_UART_ERROR_NONE)
  3942. 8005a16: 6be3 ldr r3, [r4, #60] ; 0x3c
  3943. 8005a18: 2b00 cmp r3, #0
  3944. 8005a1a: d066 beq.n 8005aea <HAL_UART_IRQHandler+0x13a>
  3945. if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
  3946. 8005a1c: 0695 lsls r5, r2, #26
  3947. 8005a1e: d504 bpl.n 8005a2a <HAL_UART_IRQHandler+0x7a>
  3948. 8005a20: 0688 lsls r0, r1, #26
  3949. 8005a22: d502 bpl.n 8005a2a <HAL_UART_IRQHandler+0x7a>
  3950. UART_Receive_IT(huart);
  3951. 8005a24: 4620 mov r0, r4
  3952. 8005a26: f7ff ff83 bl 8005930 <UART_Receive_IT>
  3953. dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
  3954. 8005a2a: 6823 ldr r3, [r4, #0]
  3955. UART_EndRxTransfer(huart);
  3956. 8005a2c: 4620 mov r0, r4
  3957. dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
  3958. 8005a2e: 695d ldr r5, [r3, #20]
  3959. if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
  3960. 8005a30: 6be2 ldr r2, [r4, #60] ; 0x3c
  3961. 8005a32: 0711 lsls r1, r2, #28
  3962. 8005a34: d402 bmi.n 8005a3c <HAL_UART_IRQHandler+0x8c>
  3963. 8005a36: f015 0540 ands.w r5, r5, #64 ; 0x40
  3964. 8005a3a: d01a beq.n 8005a72 <HAL_UART_IRQHandler+0xc2>
  3965. UART_EndRxTransfer(huart);
  3966. 8005a3c: f7ff fdf2 bl 8005624 <UART_EndRxTransfer>
  3967. if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
  3968. 8005a40: 6823 ldr r3, [r4, #0]
  3969. 8005a42: 695a ldr r2, [r3, #20]
  3970. 8005a44: 0652 lsls r2, r2, #25
  3971. 8005a46: d510 bpl.n 8005a6a <HAL_UART_IRQHandler+0xba>
  3972. CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
  3973. 8005a48: 695a ldr r2, [r3, #20]
  3974. if(huart->hdmarx != NULL)
  3975. 8005a4a: 6b60 ldr r0, [r4, #52] ; 0x34
  3976. CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
  3977. 8005a4c: f022 0240 bic.w r2, r2, #64 ; 0x40
  3978. 8005a50: 615a str r2, [r3, #20]
  3979. if(huart->hdmarx != NULL)
  3980. 8005a52: b150 cbz r0, 8005a6a <HAL_UART_IRQHandler+0xba>
  3981. huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
  3982. 8005a54: 4b25 ldr r3, [pc, #148] ; (8005aec <HAL_UART_IRQHandler+0x13c>)
  3983. 8005a56: 6343 str r3, [r0, #52] ; 0x34
  3984. if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
  3985. 8005a58: f7fe fca6 bl 80043a8 <HAL_DMA_Abort_IT>
  3986. 8005a5c: 2800 cmp r0, #0
  3987. 8005a5e: d044 beq.n 8005aea <HAL_UART_IRQHandler+0x13a>
  3988. huart->hdmarx->XferAbortCallback(huart->hdmarx);
  3989. 8005a60: 6b60 ldr r0, [r4, #52] ; 0x34
  3990. }
  3991. 8005a62: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr}
  3992. huart->hdmarx->XferAbortCallback(huart->hdmarx);
  3993. 8005a66: 6b43 ldr r3, [r0, #52] ; 0x34
  3994. 8005a68: 4718 bx r3
  3995. HAL_UART_ErrorCallback(huart);
  3996. 8005a6a: 4620 mov r0, r4
  3997. 8005a6c: f7ff ff9e bl 80059ac <HAL_UART_ErrorCallback>
  3998. 8005a70: bd70 pop {r4, r5, r6, pc}
  3999. HAL_UART_ErrorCallback(huart);
  4000. 8005a72: f7ff ff9b bl 80059ac <HAL_UART_ErrorCallback>
  4001. huart->ErrorCode = HAL_UART_ERROR_NONE;
  4002. 8005a76: 63e5 str r5, [r4, #60] ; 0x3c
  4003. 8005a78: bd70 pop {r4, r5, r6, pc}
  4004. if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
  4005. 8005a7a: 0616 lsls r6, r2, #24
  4006. 8005a7c: d527 bpl.n 8005ace <HAL_UART_IRQHandler+0x11e>
  4007. 8005a7e: 060d lsls r5, r1, #24
  4008. 8005a80: d525 bpl.n 8005ace <HAL_UART_IRQHandler+0x11e>
  4009. if(huart->gState == HAL_UART_STATE_BUSY_TX)
  4010. 8005a82: f894 2039 ldrb.w r2, [r4, #57] ; 0x39
  4011. 8005a86: 2a21 cmp r2, #33 ; 0x21
  4012. 8005a88: d12f bne.n 8005aea <HAL_UART_IRQHandler+0x13a>
  4013. if(huart->Init.WordLength == UART_WORDLENGTH_9B)
  4014. 8005a8a: 68a2 ldr r2, [r4, #8]
  4015. 8005a8c: f5b2 5f80 cmp.w r2, #4096 ; 0x1000
  4016. 8005a90: 6a22 ldr r2, [r4, #32]
  4017. 8005a92: d117 bne.n 8005ac4 <HAL_UART_IRQHandler+0x114>
  4018. huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
  4019. 8005a94: 8811 ldrh r1, [r2, #0]
  4020. 8005a96: f3c1 0108 ubfx r1, r1, #0, #9
  4021. 8005a9a: 6059 str r1, [r3, #4]
  4022. if(huart->Init.Parity == UART_PARITY_NONE)
  4023. 8005a9c: 6921 ldr r1, [r4, #16]
  4024. 8005a9e: b979 cbnz r1, 8005ac0 <HAL_UART_IRQHandler+0x110>
  4025. huart->pTxBuffPtr += 2U;
  4026. 8005aa0: 3202 adds r2, #2
  4027. huart->pTxBuffPtr += 1U;
  4028. 8005aa2: 6222 str r2, [r4, #32]
  4029. if(--huart->TxXferCount == 0U)
  4030. 8005aa4: 8ce2 ldrh r2, [r4, #38] ; 0x26
  4031. 8005aa6: 3a01 subs r2, #1
  4032. 8005aa8: b292 uxth r2, r2
  4033. 8005aaa: 84e2 strh r2, [r4, #38] ; 0x26
  4034. 8005aac: b9ea cbnz r2, 8005aea <HAL_UART_IRQHandler+0x13a>
  4035. __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
  4036. 8005aae: 68da ldr r2, [r3, #12]
  4037. 8005ab0: f022 0280 bic.w r2, r2, #128 ; 0x80
  4038. 8005ab4: 60da str r2, [r3, #12]
  4039. __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
  4040. 8005ab6: 68da ldr r2, [r3, #12]
  4041. 8005ab8: f042 0240 orr.w r2, r2, #64 ; 0x40
  4042. 8005abc: 60da str r2, [r3, #12]
  4043. 8005abe: bd70 pop {r4, r5, r6, pc}
  4044. huart->pTxBuffPtr += 1U;
  4045. 8005ac0: 3201 adds r2, #1
  4046. 8005ac2: e7ee b.n 8005aa2 <HAL_UART_IRQHandler+0xf2>
  4047. huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
  4048. 8005ac4: 1c51 adds r1, r2, #1
  4049. 8005ac6: 6221 str r1, [r4, #32]
  4050. 8005ac8: 7812 ldrb r2, [r2, #0]
  4051. 8005aca: 605a str r2, [r3, #4]
  4052. 8005acc: e7ea b.n 8005aa4 <HAL_UART_IRQHandler+0xf4>
  4053. if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  4054. 8005ace: 0650 lsls r0, r2, #25
  4055. 8005ad0: d50b bpl.n 8005aea <HAL_UART_IRQHandler+0x13a>
  4056. 8005ad2: 064a lsls r2, r1, #25
  4057. 8005ad4: d509 bpl.n 8005aea <HAL_UART_IRQHandler+0x13a>
  4058. __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
  4059. 8005ad6: 68da ldr r2, [r3, #12]
  4060. HAL_UART_TxCpltCallback(huart);
  4061. 8005ad8: 4620 mov r0, r4
  4062. __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
  4063. 8005ada: f022 0240 bic.w r2, r2, #64 ; 0x40
  4064. 8005ade: 60da str r2, [r3, #12]
  4065. huart->gState = HAL_UART_STATE_READY;
  4066. 8005ae0: 2320 movs r3, #32
  4067. 8005ae2: f884 3039 strb.w r3, [r4, #57] ; 0x39
  4068. HAL_UART_TxCpltCallback(huart);
  4069. 8005ae6: f7ff ff22 bl 800592e <HAL_UART_TxCpltCallback>
  4070. 8005aea: bd70 pop {r4, r5, r6, pc}
  4071. 8005aec: 08005af1 .word 0x08005af1
  4072. 08005af0 <UART_DMAAbortOnError>:
  4073. {
  4074. 8005af0: b508 push {r3, lr}
  4075. huart->RxXferCount = 0x00U;
  4076. 8005af2: 2300 movs r3, #0
  4077. UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  4078. 8005af4: 6a40 ldr r0, [r0, #36] ; 0x24
  4079. huart->RxXferCount = 0x00U;
  4080. 8005af6: 85c3 strh r3, [r0, #46] ; 0x2e
  4081. huart->TxXferCount = 0x00U;
  4082. 8005af8: 84c3 strh r3, [r0, #38] ; 0x26
  4083. HAL_UART_ErrorCallback(huart);
  4084. 8005afa: f7ff ff57 bl 80059ac <HAL_UART_ErrorCallback>
  4085. 8005afe: bd08 pop {r3, pc}
  4086. 08005b00 <SPI_Delay>:
  4087. void SPI_Delay(int ustime)
  4088. {
  4089. volatile int i;
  4090. volatile int k;
  4091. for(i = 0; i < ustime; i++)
  4092. 8005b00: 2300 movs r3, #0
  4093. {
  4094. 8005b02: b082 sub sp, #8
  4095. for(i = 0; i < ustime; i++)
  4096. 8005b04: 9300 str r3, [sp, #0]
  4097. 8005b06: 9b00 ldr r3, [sp, #0]
  4098. 8005b08: 4283 cmp r3, r0
  4099. 8005b0a: db01 blt.n 8005b10 <SPI_Delay+0x10>
  4100. {
  4101. k++;
  4102. }
  4103. }
  4104. 8005b0c: b002 add sp, #8
  4105. 8005b0e: 4770 bx lr
  4106. k++;
  4107. 8005b10: 9b01 ldr r3, [sp, #4]
  4108. 8005b12: 3301 adds r3, #1
  4109. 8005b14: 9301 str r3, [sp, #4]
  4110. for(i = 0; i < ustime; i++)
  4111. 8005b16: 9b00 ldr r3, [sp, #0]
  4112. 8005b18: 3301 adds r3, #1
  4113. 8005b1a: e7f3 b.n 8005b04 <SPI_Delay+0x4>
  4114. 08005b1c <SpiInOut>:
  4115. #if 1 // PYJ.2019.04.02_BEGIN --
  4116. #ifdef STM32F1
  4117. void SpiInOut(uint8_t addr_write)
  4118. {
  4119. 8005b1c: b570 push {r4, r5, r6, lr}
  4120. 8005b1e: 4605 mov r5, r0
  4121. 8005b20: 2408 movs r4, #8
  4122. for (i = 0; i < 8; i++)
  4123. {
  4124. SPI_Delay(SDA_SETUP_TIME);
  4125. Clr_SX1278_SCK();
  4126. 8005b22: 4e14 ldr r6, [pc, #80] ; (8005b74 <SpiInOut+0x58>)
  4127. SPI_Delay(SDA_SETUP_TIME);
  4128. 8005b24: 2004 movs r0, #4
  4129. 8005b26: f7ff ffeb bl 8005b00 <SPI_Delay>
  4130. Clr_SX1278_SCK();
  4131. 8005b2a: 2200 movs r2, #0
  4132. 8005b2c: 2108 movs r1, #8
  4133. 8005b2e: 4630 mov r0, r6
  4134. 8005b30: f7fe fd9a bl 8004668 <HAL_GPIO_WritePin>
  4135. if (addr_write & 0x80)
  4136. 8005b34: 062b lsls r3, r5, #24
  4137. {
  4138. Set_SX1278_SDI();
  4139. 8005b36: bf4c ite mi
  4140. 8005b38: 2201 movmi r2, #1
  4141. }
  4142. else
  4143. {
  4144. Clr_SX1278_SDI();
  4145. 8005b3a: 2200 movpl r2, #0
  4146. 8005b3c: 2120 movs r1, #32
  4147. 8005b3e: 4630 mov r0, r6
  4148. 8005b40: f7fe fd92 bl 8004668 <HAL_GPIO_WritePin>
  4149. }
  4150. SPI_Delay(SDA_SETUP_TIME);
  4151. 8005b44: 2004 movs r0, #4
  4152. 8005b46: f7ff ffdb bl 8005b00 <SPI_Delay>
  4153. Set_SX1278_SCK();
  4154. 8005b4a: 2201 movs r2, #1
  4155. 8005b4c: 2108 movs r1, #8
  4156. 8005b4e: 4630 mov r0, r6
  4157. 8005b50: f7fe fd8a bl 8004668 <HAL_GPIO_WritePin>
  4158. 8005b54: 3c01 subs r4, #1
  4159. addr_write = addr_write << 1;
  4160. SPI_Delay(SDA_SETUP_TIME);
  4161. 8005b56: 2004 movs r0, #4
  4162. addr_write = addr_write << 1;
  4163. 8005b58: 006d lsls r5, r5, #1
  4164. SPI_Delay(SDA_SETUP_TIME);
  4165. 8005b5a: f7ff ffd1 bl 8005b00 <SPI_Delay>
  4166. for (i = 0; i < 8; i++)
  4167. 8005b5e: f014 04ff ands.w r4, r4, #255 ; 0xff
  4168. addr_write = addr_write << 1;
  4169. 8005b62: b2ed uxtb r5, r5
  4170. for (i = 0; i < 8; i++)
  4171. 8005b64: d1de bne.n 8005b24 <SpiInOut+0x8>
  4172. }
  4173. Clr_SX1278_SCK();
  4174. 8005b66: 4622 mov r2, r4
  4175. }
  4176. 8005b68: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr}
  4177. Clr_SX1278_SCK();
  4178. 8005b6c: 2108 movs r1, #8
  4179. 8005b6e: 4801 ldr r0, [pc, #4] ; (8005b74 <SpiInOut+0x58>)
  4180. 8005b70: f7fe bd7a b.w 8004668 <HAL_GPIO_WritePin>
  4181. 8005b74: 40010c00 .word 0x40010c00
  4182. 08005b78 <SpiRead>:
  4183. uint8_t SpiRead(void)
  4184. {
  4185. 8005b78: b570 push {r4, r5, r6, lr}
  4186. 8005b7a: 2508 movs r5, #8
  4187. uint8_t i = 0,Readdata = 0;
  4188. 8005b7c: 2400 movs r4, #0
  4189. for (i = 0; i < 8; i++)
  4190. {
  4191. Readdata <<= 1;
  4192. SPI_Delay(SDA_SETUP_TIME);
  4193. Set_SX1278_SCK();
  4194. 8005b7e: 4e10 ldr r6, [pc, #64] ; (8005bc0 <SpiRead+0x48>)
  4195. SPI_Delay(SDA_SETUP_TIME);
  4196. 8005b80: 2004 movs r0, #4
  4197. 8005b82: f7ff ffbd bl 8005b00 <SPI_Delay>
  4198. Set_SX1278_SCK();
  4199. 8005b86: 2108 movs r1, #8
  4200. 8005b88: 4630 mov r0, r6
  4201. 8005b8a: 2201 movs r2, #1
  4202. 8005b8c: f7fe fd6c bl 8004668 <HAL_GPIO_WritePin>
  4203. Readdata <<= 1;
  4204. 8005b90: 0064 lsls r4, r4, #1
  4205. if (Read_SX1278_SDO())
  4206. 8005b92: 2110 movs r1, #16
  4207. 8005b94: 4630 mov r0, r6
  4208. Readdata <<= 1;
  4209. 8005b96: b2e4 uxtb r4, r4
  4210. if (Read_SX1278_SDO())
  4211. 8005b98: f7fe fd60 bl 800465c <HAL_GPIO_ReadPin>
  4212. 8005b9c: b108 cbz r0, 8005ba2 <SpiRead+0x2a>
  4213. Readdata |= 0x01;
  4214. 8005b9e: f044 0401 orr.w r4, r4, #1
  4215. else
  4216. Readdata &= 0xfe;
  4217. SPI_Delay(SDA_SETUP_TIME);
  4218. 8005ba2: 2004 movs r0, #4
  4219. 8005ba4: f7ff ffac bl 8005b00 <SPI_Delay>
  4220. 8005ba8: 3d01 subs r5, #1
  4221. Clr_SX1278_SCK();
  4222. 8005baa: 2200 movs r2, #0
  4223. 8005bac: 2108 movs r1, #8
  4224. 8005bae: 4630 mov r0, r6
  4225. 8005bb0: f7fe fd5a bl 8004668 <HAL_GPIO_WritePin>
  4226. for (i = 0; i < 8; i++)
  4227. 8005bb4: f015 05ff ands.w r5, r5, #255 ; 0xff
  4228. 8005bb8: d1e2 bne.n 8005b80 <SpiRead+0x8>
  4229. }
  4230. return Readdata;
  4231. }
  4232. 8005bba: 4620 mov r0, r4
  4233. 8005bbc: bd70 pop {r4, r5, r6, pc}
  4234. 8005bbe: bf00 nop
  4235. 8005bc0: 40010c00 .word 0x40010c00
  4236. 08005bc4 <BLUECELL_SPI_Transmit>:
  4237. // Lora_MOSI_SET;
  4238. // SPI_Delay(SDA_SETUP_TIME);
  4239. }
  4240. #else
  4241. void BLUECELL_SPI_Transmit(uint8_t data) {
  4242. SpiInOut(data);
  4243. 8005bc4: f7ff bfaa b.w 8005b1c <SpiInOut>
  4244. 08005bc8 <M24C32_Data_Write>:
  4245. }
  4246. }
  4247. void M24C32_Data_Write(I2C_HandleTypeDef* hi2cx,uint8_t* data,uint16_t address,uint8_t size){
  4248. 8005bc8: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4249. 8005bcc: 4606 mov r6, r0
  4250. 8005bce: 460f mov r7, r1
  4251. 8005bd0: 4690 mov r8, r2
  4252. 8005bd2: 461d mov r5, r3
  4253. HAL_StatusTypeDef status = HAL_ERROR;
  4254. for(uint8_t i = 0; i < size; i++){
  4255. 8005bd4: 2400 movs r4, #0
  4256. status = HAL_I2C_Mem_Write(hi2cx,0xA0,address + i, I2C_MEMADD_SIZE_16BIT, &data[i],1, 2000);
  4257. 8005bd6: f44f 69fa mov.w r9, #2000 ; 0x7d0
  4258. 8005bda: f04f 0a01 mov.w sl, #1
  4259. HAL_Delay(5);
  4260. if(status > HAL_OK)
  4261. printf("EEPROM SAVE ERROR!!! \n");
  4262. 8005bde: f8df b040 ldr.w fp, [pc, #64] ; 8005c20 <M24C32_Data_Write+0x58>
  4263. void M24C32_Data_Write(I2C_HandleTypeDef* hi2cx,uint8_t* data,uint16_t address,uint8_t size){
  4264. 8005be2: b087 sub sp, #28
  4265. for(uint8_t i = 0; i < size; i++){
  4266. 8005be4: 42ac cmp r4, r5
  4267. 8005be6: d102 bne.n 8005bee <M24C32_Data_Write+0x26>
  4268. }
  4269. // I2c_Status_Check(status);
  4270. }
  4271. 8005be8: b007 add sp, #28
  4272. 8005bea: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4273. status = HAL_I2C_Mem_Write(hi2cx,0xA0,address + i, I2C_MEMADD_SIZE_16BIT, &data[i],1, 2000);
  4274. 8005bee: 193b adds r3, r7, r4
  4275. 8005bf0: eb08 0204 add.w r2, r8, r4
  4276. 8005bf4: 9300 str r3, [sp, #0]
  4277. 8005bf6: b292 uxth r2, r2
  4278. 8005bf8: 2310 movs r3, #16
  4279. 8005bfa: 21a0 movs r1, #160 ; 0xa0
  4280. 8005bfc: f8cd 9008 str.w r9, [sp, #8]
  4281. 8005c00: f8cd a004 str.w sl, [sp, #4]
  4282. 8005c04: 4630 mov r0, r6
  4283. 8005c06: f7fe ff81 bl 8004b0c <HAL_I2C_Mem_Write>
  4284. 8005c0a: 9005 str r0, [sp, #20]
  4285. HAL_Delay(5);
  4286. 8005c0c: 2005 movs r0, #5
  4287. 8005c0e: f7fe fb51 bl 80042b4 <HAL_Delay>
  4288. if(status > HAL_OK)
  4289. 8005c12: 9b05 ldr r3, [sp, #20]
  4290. 8005c14: b113 cbz r3, 8005c1c <M24C32_Data_Write+0x54>
  4291. printf("EEPROM SAVE ERROR!!! \n");
  4292. 8005c16: 4658 mov r0, fp
  4293. 8005c18: f001 fcc8 bl 80075ac <puts>
  4294. 8005c1c: 3401 adds r4, #1
  4295. 8005c1e: e7e1 b.n 8005be4 <M24C32_Data_Write+0x1c>
  4296. 8005c20: 08008610 .word 0x08008610
  4297. 08005c24 <M24C32_Data_Read>:
  4298. uint8_t M24C32_Data_Read(I2C_HandleTypeDef* hi2cx,uint16_t address){
  4299. 8005c24: b57f push {r0, r1, r2, r3, r4, r5, r6, lr}
  4300. uint8_t data[1] = {0};
  4301. 8005c26: 2200 movs r2, #0
  4302. 8005c28: ab06 add r3, sp, #24
  4303. 8005c2a: f803 2d04 strb.w r2, [r3, #-4]!
  4304. HAL_StatusTypeDef status = HAL_ERROR;
  4305. status = HAL_I2C_Mem_Read(hi2cx,0xA1, address,I2C_MEMADD_SIZE_16BIT, &data[0],1, 2000);
  4306. 8005c2e: f44f 62fa mov.w r2, #2000 ; 0x7d0
  4307. 8005c32: 9202 str r2, [sp, #8]
  4308. 8005c34: 2201 movs r2, #1
  4309. 8005c36: 9300 str r3, [sp, #0]
  4310. 8005c38: 9201 str r2, [sp, #4]
  4311. 8005c3a: 2310 movs r3, #16
  4312. 8005c3c: 460a mov r2, r1
  4313. 8005c3e: 21a1 movs r1, #161 ; 0xa1
  4314. 8005c40: f7fe fffa bl 8004c38 <HAL_I2C_Mem_Read>
  4315. // I2c_Status_Check(status);
  4316. // printf("Readdata[0] : %02x\n",data);
  4317. return data[0];
  4318. }
  4319. 8005c44: f89d 0014 ldrb.w r0, [sp, #20]
  4320. 8005c48: b007 add sp, #28
  4321. 8005c4a: f85d fb04 ldr.w pc, [sp], #4
  4322. ...
  4323. 08005c50 <RGB_Limit_Address_Check>:
  4324. printf("RGB_SensorRedLimit_Buf[%d] : %04x\n",i,RGB_SensorRedLimit_Buf[i]);
  4325. printf("RGB_SensorGreenLimit_Buf[%d] : %04x\n",i,RGB_SensorGreenLimit_Buf[i]);
  4326. printf("RGB_SensorBlueLimit_Buf[%d] : %04x\n",i,RGB_SensorBlueLimit_Buf[i]);
  4327. }
  4328. }
  4329. uint16_t RGB_Limit_Address_Check(uint8_t id){
  4330. 8005c50: 3801 subs r0, #1
  4331. 8005c52: b2c0 uxtb r0, r0
  4332. 8005c54: 2807 cmp r0, #7
  4333. 8005c56: bf9a itte ls
  4334. 8005c58: 4b01 ldrls r3, [pc, #4] ; (8005c60 <RGB_Limit_Address_Check+0x10>)
  4335. 8005c5a: 5c18 ldrbls r0, [r3, r0]
  4336. 8005c5c: 2000 movhi r0, #0
  4337. case 6: ret = RGB6_LIMIT_RED_H_ADDRESS;break;
  4338. case 7: ret = RGB7_LIMIT_RED_H_ADDRESS;break;
  4339. case 8: ret = RGB8_LIMIT_RED_H_ADDRESS;break;
  4340. }
  4341. return ret;
  4342. }
  4343. 8005c5e: 4770 bx lr
  4344. 8005c60: 08008626 .word 0x08008626
  4345. 08005c64 <RGB_Location_Address_Check>:
  4346. uint16_t RGB_Location_Address_Check(uint8_t id){
  4347. 8005c64: 3801 subs r0, #1
  4348. 8005c66: b2c0 uxtb r0, r0
  4349. 8005c68: 2807 cmp r0, #7
  4350. 8005c6a: bf9a itte ls
  4351. 8005c6c: 4b02 ldrls r3, [pc, #8] ; (8005c78 <RGB_Location_Address_Check+0x14>)
  4352. 8005c6e: f833 0010 ldrhls.w r0, [r3, r0, lsl #1]
  4353. 8005c72: 2000 movhi r0, #0
  4354. case 6: ret = RGB6_LOCATION_ADDRESS;break;
  4355. case 7: ret = RGB7_LOCATION_ADDRESS;break;
  4356. case 8: ret = RGB8_LOCATION_ADDRESS;break;
  4357. }
  4358. return ret;
  4359. }
  4360. 8005c74: 4770 bx lr
  4361. 8005c76: bf00 nop
  4362. 8005c78: 0800862e .word 0x0800862e
  4363. 08005c7c <RGB_Data_Init>:
  4364. void RGB_Data_Init(void){
  4365. 8005c7c: e92d 4ff7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4366. MyControllerID = M24C32_Data_Read(&hi2c2,MY_ID_ADDRESS);
  4367. 8005c80: 2100 movs r1, #0
  4368. 8005c82: 4849 ldr r0, [pc, #292] ; (8005da8 <RGB_Data_Init+0x12c>)
  4369. 8005c84: 4e49 ldr r6, [pc, #292] ; (8005dac <RGB_Data_Init+0x130>)
  4370. 8005c86: f7ff ffcd bl 8005c24 <M24C32_Data_Read>
  4371. 8005c8a: 2401 movs r4, #1
  4372. 8005c8c: 46b0 mov r8, r6
  4373. 8005c8e: 4d48 ldr r5, [pc, #288] ; (8005db0 <RGB_Data_Init+0x134>)
  4374. RGB_SensorRedLimit_Buf[i + 1] = (M24C32_Data_Read(&hi2c2,RGB1_LIMIT_RED_H_ADDRESS + (6 * i)) << 8);
  4375. 8005c90: 4f45 ldr r7, [pc, #276] ; (8005da8 <RGB_Data_Init+0x12c>)
  4376. MyControllerID = M24C32_Data_Read(&hi2c2,MY_ID_ADDRESS);
  4377. 8005c92: 7028 strb r0, [r5, #0]
  4378. RGB_SensorRedLimit_Buf[i + 1] = (M24C32_Data_Read(&hi2c2,RGB1_LIMIT_RED_H_ADDRESS + (6 * i)) << 8);
  4379. 8005c94: 4621 mov r1, r4
  4380. 8005c96: 4638 mov r0, r7
  4381. 8005c98: f7ff ffc4 bl 8005c24 <M24C32_Data_Read>
  4382. RGB_SensorRedLimit_Buf[i + 1] |= M24C32_Data_Read(&hi2c2,RGB1_LIMIT_RED_L_ADDRESS + (6 * i));
  4383. 8005c9c: 1c61 adds r1, r4, #1
  4384. RGB_SensorRedLimit_Buf[i + 1] = (M24C32_Data_Read(&hi2c2,RGB1_LIMIT_RED_H_ADDRESS + (6 * i)) << 8);
  4385. 8005c9e: 0200 lsls r0, r0, #8
  4386. 8005ca0: 8070 strh r0, [r6, #2]
  4387. RGB_SensorRedLimit_Buf[i + 1] |= M24C32_Data_Read(&hi2c2,RGB1_LIMIT_RED_L_ADDRESS + (6 * i));
  4388. 8005ca2: b289 uxth r1, r1
  4389. 8005ca4: 4638 mov r0, r7
  4390. 8005ca6: f7ff ffbd bl 8005c24 <M24C32_Data_Read>
  4391. 8005caa: 3406 adds r4, #6
  4392. 8005cac: 8873 ldrh r3, [r6, #2]
  4393. 8005cae: b2a4 uxth r4, r4
  4394. 8005cb0: 4318 orrs r0, r3
  4395. for(uint8_t i = 0; i < 8; i++){
  4396. 8005cb2: 2c31 cmp r4, #49 ; 0x31
  4397. RGB_SensorRedLimit_Buf[i + 1] |= M24C32_Data_Read(&hi2c2,RGB1_LIMIT_RED_L_ADDRESS + (6 * i));
  4398. 8005cb4: f826 0f02 strh.w r0, [r6, #2]!
  4399. for(uint8_t i = 0; i < 8; i++){
  4400. 8005cb8: d1ec bne.n 8005c94 <RGB_Data_Init+0x18>
  4401. 8005cba: f8df 9108 ldr.w r9, [pc, #264] ; 8005dc4 <RGB_Data_Init+0x148>
  4402. 8005cbe: 2403 movs r4, #3
  4403. 8005cc0: 464f mov r7, r9
  4404. RGB_SensorGreenLimit_Buf[i + 1] = (M24C32_Data_Read(&hi2c2,RGB1_LIMIT_GREEN_H_ADDRESS + (6 * i)) << 8);
  4405. 8005cc2: 4e39 ldr r6, [pc, #228] ; (8005da8 <RGB_Data_Init+0x12c>)
  4406. 8005cc4: 4621 mov r1, r4
  4407. 8005cc6: 4630 mov r0, r6
  4408. 8005cc8: f7ff ffac bl 8005c24 <M24C32_Data_Read>
  4409. RGB_SensorGreenLimit_Buf[i + 1] |= M24C32_Data_Read(&hi2c2,RGB1_LIMIT_GREEN_L_ADDRESS + (6 * i));
  4410. 8005ccc: 1c61 adds r1, r4, #1
  4411. RGB_SensorGreenLimit_Buf[i + 1] = (M24C32_Data_Read(&hi2c2,RGB1_LIMIT_GREEN_H_ADDRESS + (6 * i)) << 8);
  4412. 8005cce: 0200 lsls r0, r0, #8
  4413. 8005cd0: f8a9 0002 strh.w r0, [r9, #2]
  4414. RGB_SensorGreenLimit_Buf[i + 1] |= M24C32_Data_Read(&hi2c2,RGB1_LIMIT_GREEN_L_ADDRESS + (6 * i));
  4415. 8005cd4: b289 uxth r1, r1
  4416. 8005cd6: 4630 mov r0, r6
  4417. 8005cd8: f7ff ffa4 bl 8005c24 <M24C32_Data_Read>
  4418. 8005cdc: 3406 adds r4, #6
  4419. 8005cde: f8b9 3002 ldrh.w r3, [r9, #2]
  4420. 8005ce2: b2a4 uxth r4, r4
  4421. 8005ce4: 4318 orrs r0, r3
  4422. for(uint8_t i = 0; i < 8; i++){
  4423. 8005ce6: 2c33 cmp r4, #51 ; 0x33
  4424. RGB_SensorGreenLimit_Buf[i + 1] |= M24C32_Data_Read(&hi2c2,RGB1_LIMIT_GREEN_L_ADDRESS + (6 * i));
  4425. 8005ce8: f829 0f02 strh.w r0, [r9, #2]!
  4426. for(uint8_t i = 0; i < 8; i++){
  4427. 8005cec: d1ea bne.n 8005cc4 <RGB_Data_Init+0x48>
  4428. 8005cee: f8df 90d8 ldr.w r9, [pc, #216] ; 8005dc8 <RGB_Data_Init+0x14c>
  4429. 8005cf2: 2405 movs r4, #5
  4430. 8005cf4: 46cb mov fp, r9
  4431. RGB_SensorBlueLimit_Buf[i + 1] = (M24C32_Data_Read(&hi2c2,RGB1_LIMIT_BLUE_H_ADDRESS + (6 * i)) << 8);
  4432. 8005cf6: 4e2c ldr r6, [pc, #176] ; (8005da8 <RGB_Data_Init+0x12c>)
  4433. 8005cf8: 4621 mov r1, r4
  4434. 8005cfa: 4630 mov r0, r6
  4435. 8005cfc: f7ff ff92 bl 8005c24 <M24C32_Data_Read>
  4436. RGB_SensorBlueLimit_Buf[i + 1] |= M24C32_Data_Read(&hi2c2,RGB1_LIMIT_BLUE_L_ADDRESS + (6 * i));
  4437. 8005d00: 1c61 adds r1, r4, #1
  4438. RGB_SensorBlueLimit_Buf[i + 1] = (M24C32_Data_Read(&hi2c2,RGB1_LIMIT_BLUE_H_ADDRESS + (6 * i)) << 8);
  4439. 8005d02: 0200 lsls r0, r0, #8
  4440. 8005d04: f8a9 0002 strh.w r0, [r9, #2]
  4441. RGB_SensorBlueLimit_Buf[i + 1] |= M24C32_Data_Read(&hi2c2,RGB1_LIMIT_BLUE_L_ADDRESS + (6 * i));
  4442. 8005d08: b289 uxth r1, r1
  4443. 8005d0a: 4630 mov r0, r6
  4444. 8005d0c: f7ff ff8a bl 8005c24 <M24C32_Data_Read>
  4445. 8005d10: 3406 adds r4, #6
  4446. 8005d12: f8b9 3002 ldrh.w r3, [r9, #2]
  4447. 8005d16: b2a4 uxth r4, r4
  4448. 8005d18: 4318 orrs r0, r3
  4449. for(uint8_t i = 0; i < 8; i++){
  4450. 8005d1a: 2c35 cmp r4, #53 ; 0x35
  4451. RGB_SensorBlueLimit_Buf[i + 1] |= M24C32_Data_Read(&hi2c2,RGB1_LIMIT_BLUE_L_ADDRESS + (6 * i));
  4452. 8005d1c: f829 0f02 strh.w r0, [r9, #2]!
  4453. for(uint8_t i = 0; i < 8; i++){
  4454. 8005d20: d1ea bne.n 8005cf8 <RGB_Data_Init+0x7c>
  4455. 8005d22: 2400 movs r4, #0
  4456. 8005d24: f04f 0932 mov.w r9, #50 ; 0x32
  4457. RGB_Location_Buf[i + 1][aa] = M24C32_Data_Read(&hi2c2,RGB_Location_Address_Check(i + 1) + aa);
  4458. 8005d28: 1c66 adds r6, r4, #1
  4459. 8005d2a: b2f0 uxtb r0, r6
  4460. 8005d2c: f7ff ff9a bl 8005c64 <RGB_Location_Address_Check>
  4461. 8005d30: f04f 0a00 mov.w sl, #0
  4462. 8005d34: 4602 mov r2, r0
  4463. 8005d36: fb09 f404 mul.w r4, r9, r4
  4464. 8005d3a: eb02 010a add.w r1, r2, sl
  4465. 8005d3e: b289 uxth r1, r1
  4466. 8005d40: 4819 ldr r0, [pc, #100] ; (8005da8 <RGB_Data_Init+0x12c>)
  4467. 8005d42: 9201 str r2, [sp, #4]
  4468. 8005d44: f7ff ff6e bl 8005c24 <M24C32_Data_Read>
  4469. 8005d48: 4b1a ldr r3, [pc, #104] ; (8005db4 <RGB_Data_Init+0x138>)
  4470. 8005d4a: eb0a 0104 add.w r1, sl, r4
  4471. 8005d4e: f10a 0a01 add.w sl, sl, #1
  4472. 8005d52: 4419 add r1, r3
  4473. for(uint8_t aa= 0; aa < 50; aa++)
  4474. 8005d54: f1ba 0f32 cmp.w sl, #50 ; 0x32
  4475. RGB_Location_Buf[i + 1][aa] = M24C32_Data_Read(&hi2c2,RGB_Location_Address_Check(i + 1) + aa);
  4476. 8005d58: f881 0032 strb.w r0, [r1, #50] ; 0x32
  4477. for(uint8_t aa= 0; aa < 50; aa++)
  4478. 8005d5c: 9a01 ldr r2, [sp, #4]
  4479. 8005d5e: d1ec bne.n 8005d3a <RGB_Data_Init+0xbe>
  4480. for(uint8_t i = 0; i < 8; i++){
  4481. 8005d60: 2e08 cmp r6, #8
  4482. 8005d62: 4634 mov r4, r6
  4483. 8005d64: d1e0 bne.n 8005d28 <RGB_Data_Init+0xac>
  4484. printf("MY id is %d \n",MyControllerID);
  4485. 8005d66: 7829 ldrb r1, [r5, #0]
  4486. 8005d68: 4813 ldr r0, [pc, #76] ; (8005db8 <RGB_Data_Init+0x13c>)
  4487. 8005d6a: f001 fb97 bl 800749c <iprintf>
  4488. 8005d6e: 2401 movs r4, #1
  4489. printf("RGB_SensorRedLimit_Buf[%d] : %04x\n",i,RGB_SensorRedLimit_Buf[i]);
  4490. 8005d70: f8df 9058 ldr.w r9, [pc, #88] ; 8005dcc <RGB_Data_Init+0x150>
  4491. printf("RGB_SensorGreenLimit_Buf[%d] : %04x\n",i,RGB_SensorGreenLimit_Buf[i]);
  4492. 8005d74: 4e11 ldr r6, [pc, #68] ; (8005dbc <RGB_Data_Init+0x140>)
  4493. printf("RGB_SensorBlueLimit_Buf[%d] : %04x\n",i,RGB_SensorBlueLimit_Buf[i]);
  4494. 8005d76: 4d12 ldr r5, [pc, #72] ; (8005dc0 <RGB_Data_Init+0x144>)
  4495. printf("RGB_SensorRedLimit_Buf[%d] : %04x\n",i,RGB_SensorRedLimit_Buf[i]);
  4496. 8005d78: f838 2014 ldrh.w r2, [r8, r4, lsl #1]
  4497. 8005d7c: 4621 mov r1, r4
  4498. 8005d7e: 4648 mov r0, r9
  4499. 8005d80: f001 fb8c bl 800749c <iprintf>
  4500. printf("RGB_SensorGreenLimit_Buf[%d] : %04x\n",i,RGB_SensorGreenLimit_Buf[i]);
  4501. 8005d84: f837 2014 ldrh.w r2, [r7, r4, lsl #1]
  4502. 8005d88: 4621 mov r1, r4
  4503. 8005d8a: 4630 mov r0, r6
  4504. 8005d8c: f001 fb86 bl 800749c <iprintf>
  4505. printf("RGB_SensorBlueLimit_Buf[%d] : %04x\n",i,RGB_SensorBlueLimit_Buf[i]);
  4506. 8005d90: f83b 2014 ldrh.w r2, [fp, r4, lsl #1]
  4507. 8005d94: 4621 mov r1, r4
  4508. 8005d96: 4628 mov r0, r5
  4509. 8005d98: 3401 adds r4, #1
  4510. 8005d9a: f001 fb7f bl 800749c <iprintf>
  4511. for(uint8_t i = 1; i <= 8; i++){
  4512. 8005d9e: 2c09 cmp r4, #9
  4513. 8005da0: d1ea bne.n 8005d78 <RGB_Data_Init+0xfc>
  4514. }
  4515. 8005da2: b003 add sp, #12
  4516. 8005da4: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4517. 8005da8: 20000390 .word 0x20000390
  4518. 8005dac: 200002e0 .word 0x200002e0
  4519. 8005db0: 20000308 .word 0x20000308
  4520. 8005db4: 200000f9 .word 0x200000f9
  4521. 8005db8: 08008646 .word 0x08008646
  4522. 8005dbc: 0800867b .word 0x0800867b
  4523. 8005dc0: 080086a2 .word 0x080086a2
  4524. 8005dc4: 200002ce .word 0x200002ce
  4525. 8005dc8: 200002bc .word 0x200002bc
  4526. 8005dcc: 08008654 .word 0x08008654
  4527. 08005dd0 <RGB_Response_Func>:
  4528. void RGB_Response_Func(uint8_t* data){
  4529. 8005dd0: b510 push {r4, lr}
  4530. #if 0
  4531. for(uint8_t i = 0; i < 10; i++){
  4532. printf("%02x ",data[i]);
  4533. }
  4534. #endif
  4535. switch(type){
  4536. 8005dd2: 7843 ldrb r3, [r0, #1]
  4537. void RGB_Response_Func(uint8_t* data){
  4538. 8005dd4: 4604 mov r4, r0
  4539. switch(type){
  4540. 8005dd6: 3b01 subs r3, #1
  4541. 8005dd8: 2b0f cmp r3, #15
  4542. 8005dda: d83d bhi.n 8005e58 <RGB_Response_Func+0x88>
  4543. 8005ddc: e8df f003 tbb [pc, r3]
  4544. 8005de0: 3c250825 .word 0x3c250825
  4545. 8005de4: 25251913 .word 0x25251913
  4546. 8005de8: 3c3c3c2b .word 0x3c3c3c2b
  4547. 8005dec: 382f2f3c .word 0x382f2f3c
  4548. case RGB_Status_Data_Request:
  4549. Uart2_Data_Send(data,RGB_SensorDataRequest_Length);
  4550. break;
  4551. case RGB_ControllerID_SET:
  4552. Uart1_Data_Send(data,RGB_ControllerID_SET_Length);
  4553. 8005df0: 210a movs r1, #10
  4554. 8005df2: f000 fdb7 bl 8006964 <Uart1_Data_Send>
  4555. M24C32_Data_Write(&hi2c2,&MyControllerID,MY_ID_ADDRESS,1); // EEPROM Controller ID Save
  4556. 8005df6: 2301 movs r3, #1
  4557. 8005df8: 2200 movs r2, #0
  4558. 8005dfa: 4918 ldr r1, [pc, #96] ; (8005e5c <RGB_Response_Func+0x8c>)
  4559. case RGB_Status_Data_Response:
  4560. Uart1_Data_Send(data,RGB_SensorDataResponse_Length);
  4561. break;
  4562. case RGB_ControllerLimitSet:
  4563. Uart1_Data_Send(data,data[bluecell_length] + 3);
  4564. M24C32_Data_Write(&hi2c2,&data[bluecell_red_H],RGB_Limit_Address_Check(data[bluecell_dstid]),6); // EEPROM Controller ID Save
  4565. 8005dfc: 4818 ldr r0, [pc, #96] ; (8005e60 <RGB_Response_Func+0x90>)
  4566. case RGB_ControllerID_GET:
  4567. Uart1_Data_Send(data,data[bluecell_length] + 3);
  4568. break;
  4569. }
  4570. }
  4571. 8005dfe: e8bd 4010 ldmia.w sp!, {r4, lr}
  4572. M24C32_Data_Write(&hi2c2,&data[bluecell_red_H],RGB_Limit_Address_Check(data[bluecell_dstid]),6); // EEPROM Controller ID Save
  4573. 8005e02: f7ff bee1 b.w 8005bc8 <M24C32_Data_Write>
  4574. Uart1_Data_Send(data,RGB_SensorDataResponse_Length);
  4575. 8005e06: 210f movs r1, #15
  4576. Uart1_Data_Send(data,data[bluecell_length] + 3);
  4577. 8005e08: 4620 mov r0, r4
  4578. }
  4579. 8005e0a: e8bd 4010 ldmia.w sp!, {r4, lr}
  4580. Uart1_Data_Send(data,data[bluecell_length] + 3);
  4581. 8005e0e: f000 bda9 b.w 8006964 <Uart1_Data_Send>
  4582. Uart1_Data_Send(data,data[bluecell_length] + 3);
  4583. 8005e12: 7881 ldrb r1, [r0, #2]
  4584. 8005e14: 3103 adds r1, #3
  4585. 8005e16: b2c9 uxtb r1, r1
  4586. 8005e18: f000 fda4 bl 8006964 <Uart1_Data_Send>
  4587. M24C32_Data_Write(&hi2c2,&data[bluecell_red_H],RGB_Limit_Address_Check(data[bluecell_dstid]),6); // EEPROM Controller ID Save
  4588. 8005e1c: 7aa0 ldrb r0, [r4, #10]
  4589. 8005e1e: f7ff ff17 bl 8005c50 <RGB_Limit_Address_Check>
  4590. 8005e22: 2306 movs r3, #6
  4591. 8005e24: 4602 mov r2, r0
  4592. 8005e26: 1d21 adds r1, r4, #4
  4593. 8005e28: e7e8 b.n 8005dfc <RGB_Response_Func+0x2c>
  4594. Uart2_Data_Send(data,RGB_SensorIDAutoSetRequest_Length);
  4595. 8005e2a: 2107 movs r1, #7
  4596. Uart2_Data_Send(data,data[bluecell_length] + 3);
  4597. 8005e2c: 4620 mov r0, r4
  4598. }
  4599. 8005e2e: e8bd 4010 ldmia.w sp!, {r4, lr}
  4600. Uart2_Data_Send(data,data[bluecell_length] + 3);
  4601. 8005e32: f000 bd8f b.w 8006954 <Uart2_Data_Send>
  4602. 8005e36: 7881 ldrb r1, [r0, #2]
  4603. 8005e38: 3103 adds r1, #3
  4604. 8005e3a: b2c9 uxtb r1, r1
  4605. 8005e3c: e7f6 b.n 8005e2c <RGB_Response_Func+0x5c>
  4606. M24C32_Data_Write(&hi2c2,&data[Location_Data],RGB_Location_Address_Check(data[bluecell_dstid]),data[bluecell_length] - 2); // EEPROM Controller ID Save
  4607. 8005e3e: 7a80 ldrb r0, [r0, #10]
  4608. 8005e40: f7ff ff10 bl 8005c64 <RGB_Location_Address_Check>
  4609. 8005e44: 78a3 ldrb r3, [r4, #2]
  4610. 8005e46: 4602 mov r2, r0
  4611. 8005e48: 3b02 subs r3, #2
  4612. 8005e4a: b2db uxtb r3, r3
  4613. 8005e4c: 1ce1 adds r1, r4, #3
  4614. 8005e4e: e7d5 b.n 8005dfc <RGB_Response_Func+0x2c>
  4615. Uart1_Data_Send(data,data[bluecell_length] + 3);
  4616. 8005e50: 7881 ldrb r1, [r0, #2]
  4617. 8005e52: 3103 adds r1, #3
  4618. 8005e54: b2c9 uxtb r1, r1
  4619. 8005e56: e7d7 b.n 8005e08 <RGB_Response_Func+0x38>
  4620. 8005e58: bd10 pop {r4, pc}
  4621. 8005e5a: bf00 nop
  4622. 8005e5c: 20000308 .word 0x20000308
  4623. 8005e60: 20000390 .word 0x20000390
  4624. 08005e64 <RGB_Sensor_LED_Alarm_ON>:
  4625. void RGB_Sensor_LED_Alarm_ON(uint8_t id ){
  4626. 8005e64: b508 push {r3, lr}
  4627. switch(id){
  4628. 8005e66: 2808 cmp r0, #8
  4629. 8005e68: d850 bhi.n 8005f0c <RGB_Sensor_LED_Alarm_ON+0xa8>
  4630. 8005e6a: e8df f000 tbb [pc, r0]
  4631. 8005e6e: 3005 .short 0x3005
  4632. 8005e70: 44403c38 .word 0x44403c38
  4633. 8005e74: 4b48 .short 0x4b48
  4634. 8005e76: 2c .byte 0x2c
  4635. 8005e77: 00 .byte 0x00
  4636. case 0:// 모든 LED의 전원을 ON
  4637. HAL_GPIO_WritePin(LED_CH1_GPIO_Port,LED_CH1_Pin,GPIO_PIN_RESET);
  4638. 8005e78: 2200 movs r2, #0
  4639. 8005e7a: f44f 6180 mov.w r1, #1024 ; 0x400
  4640. 8005e7e: 4824 ldr r0, [pc, #144] ; (8005f10 <RGB_Sensor_LED_Alarm_ON+0xac>)
  4641. 8005e80: f7fe fbf2 bl 8004668 <HAL_GPIO_WritePin>
  4642. HAL_GPIO_WritePin(LED_CH2_GPIO_Port,LED_CH2_Pin,GPIO_PIN_RESET);
  4643. 8005e84: 2200 movs r2, #0
  4644. 8005e86: f44f 6100 mov.w r1, #2048 ; 0x800
  4645. 8005e8a: 4821 ldr r0, [pc, #132] ; (8005f10 <RGB_Sensor_LED_Alarm_ON+0xac>)
  4646. 8005e8c: f7fe fbec bl 8004668 <HAL_GPIO_WritePin>
  4647. HAL_GPIO_WritePin(LED_CH3_GPIO_Port,LED_CH3_Pin,GPIO_PIN_RESET);
  4648. 8005e90: 2200 movs r2, #0
  4649. 8005e92: f44f 5180 mov.w r1, #4096 ; 0x1000
  4650. 8005e96: 481e ldr r0, [pc, #120] ; (8005f10 <RGB_Sensor_LED_Alarm_ON+0xac>)
  4651. 8005e98: f7fe fbe6 bl 8004668 <HAL_GPIO_WritePin>
  4652. HAL_GPIO_WritePin(LED_CH4_GPIO_Port,LED_CH4_Pin,GPIO_PIN_RESET);
  4653. 8005e9c: 2200 movs r2, #0
  4654. 8005e9e: 2104 movs r1, #4
  4655. 8005ea0: 481c ldr r0, [pc, #112] ; (8005f14 <RGB_Sensor_LED_Alarm_ON+0xb0>)
  4656. 8005ea2: f7fe fbe1 bl 8004668 <HAL_GPIO_WritePin>
  4657. HAL_GPIO_WritePin(LED_CH5_GPIO_Port,LED_CH5_Pin,GPIO_PIN_RESET);
  4658. 8005ea6: 2200 movs r2, #0
  4659. 8005ea8: 2140 movs r1, #64 ; 0x40
  4660. 8005eaa: 481b ldr r0, [pc, #108] ; (8005f18 <RGB_Sensor_LED_Alarm_ON+0xb4>)
  4661. 8005eac: f7fe fbdc bl 8004668 <HAL_GPIO_WritePin>
  4662. HAL_GPIO_WritePin(LED_CH6_GPIO_Port,LED_CH6_Pin,GPIO_PIN_RESET);
  4663. 8005eb0: 2200 movs r2, #0
  4664. 8005eb2: 2180 movs r1, #128 ; 0x80
  4665. 8005eb4: 4818 ldr r0, [pc, #96] ; (8005f18 <RGB_Sensor_LED_Alarm_ON+0xb4>)
  4666. 8005eb6: f7fe fbd7 bl 8004668 <HAL_GPIO_WritePin>
  4667. HAL_GPIO_WritePin(LED_CH7_GPIO_Port,LED_CH7_Pin,GPIO_PIN_RESET);
  4668. 8005eba: 2200 movs r2, #0
  4669. 8005ebc: f44f 7180 mov.w r1, #256 ; 0x100
  4670. 8005ec0: 4815 ldr r0, [pc, #84] ; (8005f18 <RGB_Sensor_LED_Alarm_ON+0xb4>)
  4671. 8005ec2: f7fe fbd1 bl 8004668 <HAL_GPIO_WritePin>
  4672. break;
  4673. case 7:
  4674. HAL_GPIO_WritePin(LED_CH7_GPIO_Port,LED_CH7_Pin,GPIO_PIN_RESET);
  4675. break;
  4676. case 8:
  4677. HAL_GPIO_WritePin(LED_CH8_GPIO_Port,LED_CH8_Pin,GPIO_PIN_RESET);
  4678. 8005ec6: 2200 movs r2, #0
  4679. 8005ec8: f44f 7100 mov.w r1, #512 ; 0x200
  4680. 8005ecc: e015 b.n 8005efa <RGB_Sensor_LED_Alarm_ON+0x96>
  4681. HAL_GPIO_WritePin(LED_CH1_GPIO_Port,LED_CH1_Pin,GPIO_PIN_RESET);
  4682. 8005ece: 2200 movs r2, #0
  4683. 8005ed0: f44f 6180 mov.w r1, #1024 ; 0x400
  4684. HAL_GPIO_WritePin(LED_CH3_GPIO_Port,LED_CH3_Pin,GPIO_PIN_RESET);
  4685. 8005ed4: 480e ldr r0, [pc, #56] ; (8005f10 <RGB_Sensor_LED_Alarm_ON+0xac>)
  4686. break;
  4687. }
  4688. }
  4689. 8005ed6: e8bd 4008 ldmia.w sp!, {r3, lr}
  4690. HAL_GPIO_WritePin(LED_CH8_GPIO_Port,LED_CH8_Pin,GPIO_PIN_RESET);
  4691. 8005eda: f7fe bbc5 b.w 8004668 <HAL_GPIO_WritePin>
  4692. HAL_GPIO_WritePin(LED_CH2_GPIO_Port,LED_CH2_Pin,GPIO_PIN_RESET);
  4693. 8005ede: 2200 movs r2, #0
  4694. 8005ee0: f44f 6100 mov.w r1, #2048 ; 0x800
  4695. 8005ee4: e7f6 b.n 8005ed4 <RGB_Sensor_LED_Alarm_ON+0x70>
  4696. HAL_GPIO_WritePin(LED_CH3_GPIO_Port,LED_CH3_Pin,GPIO_PIN_RESET);
  4697. 8005ee6: 2200 movs r2, #0
  4698. 8005ee8: f44f 5180 mov.w r1, #4096 ; 0x1000
  4699. 8005eec: e7f2 b.n 8005ed4 <RGB_Sensor_LED_Alarm_ON+0x70>
  4700. HAL_GPIO_WritePin(LED_CH4_GPIO_Port,LED_CH4_Pin,GPIO_PIN_RESET);
  4701. 8005eee: 2200 movs r2, #0
  4702. 8005ef0: 2104 movs r1, #4
  4703. 8005ef2: 4808 ldr r0, [pc, #32] ; (8005f14 <RGB_Sensor_LED_Alarm_ON+0xb0>)
  4704. 8005ef4: e7ef b.n 8005ed6 <RGB_Sensor_LED_Alarm_ON+0x72>
  4705. HAL_GPIO_WritePin(LED_CH5_GPIO_Port,LED_CH5_Pin,GPIO_PIN_RESET);
  4706. 8005ef6: 2200 movs r2, #0
  4707. 8005ef8: 2140 movs r1, #64 ; 0x40
  4708. HAL_GPIO_WritePin(LED_CH8_GPIO_Port,LED_CH8_Pin,GPIO_PIN_RESET);
  4709. 8005efa: 4807 ldr r0, [pc, #28] ; (8005f18 <RGB_Sensor_LED_Alarm_ON+0xb4>)
  4710. 8005efc: e7eb b.n 8005ed6 <RGB_Sensor_LED_Alarm_ON+0x72>
  4711. HAL_GPIO_WritePin(LED_CH6_GPIO_Port,LED_CH6_Pin,GPIO_PIN_RESET);
  4712. 8005efe: 2200 movs r2, #0
  4713. 8005f00: 2180 movs r1, #128 ; 0x80
  4714. 8005f02: e7fa b.n 8005efa <RGB_Sensor_LED_Alarm_ON+0x96>
  4715. HAL_GPIO_WritePin(LED_CH7_GPIO_Port,LED_CH7_Pin,GPIO_PIN_RESET);
  4716. 8005f04: 2200 movs r2, #0
  4717. 8005f06: f44f 7180 mov.w r1, #256 ; 0x100
  4718. 8005f0a: e7f6 b.n 8005efa <RGB_Sensor_LED_Alarm_ON+0x96>
  4719. 8005f0c: bd08 pop {r3, pc}
  4720. 8005f0e: bf00 nop
  4721. 8005f10: 40011000 .word 0x40011000
  4722. 8005f14: 40011400 .word 0x40011400
  4723. 8005f18: 40010c00 .word 0x40010c00
  4724. 08005f1c <RGB_Sensor_LED_Alarm_OFF>:
  4725. void RGB_Sensor_LED_Alarm_OFF(uint8_t id ){
  4726. 8005f1c: b508 push {r3, lr}
  4727. switch(id){
  4728. 8005f1e: 2808 cmp r0, #8
  4729. 8005f20: d850 bhi.n 8005fc4 <RGB_Sensor_LED_Alarm_OFF+0xa8>
  4730. 8005f22: e8df f000 tbb [pc, r0]
  4731. 8005f26: 3005 .short 0x3005
  4732. 8005f28: 44403c38 .word 0x44403c38
  4733. 8005f2c: 4b48 .short 0x4b48
  4734. 8005f2e: 2c .byte 0x2c
  4735. 8005f2f: 00 .byte 0x00
  4736. case 0:// 모든 LED의 전원을 OFF
  4737. HAL_GPIO_WritePin(LED_CH1_GPIO_Port,LED_CH1_Pin,GPIO_PIN_SET);
  4738. 8005f30: 2201 movs r2, #1
  4739. 8005f32: f44f 6180 mov.w r1, #1024 ; 0x400
  4740. 8005f36: 4824 ldr r0, [pc, #144] ; (8005fc8 <RGB_Sensor_LED_Alarm_OFF+0xac>)
  4741. 8005f38: f7fe fb96 bl 8004668 <HAL_GPIO_WritePin>
  4742. HAL_GPIO_WritePin(LED_CH2_GPIO_Port,LED_CH2_Pin,GPIO_PIN_SET);
  4743. 8005f3c: 2201 movs r2, #1
  4744. 8005f3e: f44f 6100 mov.w r1, #2048 ; 0x800
  4745. 8005f42: 4821 ldr r0, [pc, #132] ; (8005fc8 <RGB_Sensor_LED_Alarm_OFF+0xac>)
  4746. 8005f44: f7fe fb90 bl 8004668 <HAL_GPIO_WritePin>
  4747. HAL_GPIO_WritePin(LED_CH3_GPIO_Port,LED_CH3_Pin,GPIO_PIN_SET);
  4748. 8005f48: 2201 movs r2, #1
  4749. 8005f4a: f44f 5180 mov.w r1, #4096 ; 0x1000
  4750. 8005f4e: 481e ldr r0, [pc, #120] ; (8005fc8 <RGB_Sensor_LED_Alarm_OFF+0xac>)
  4751. 8005f50: f7fe fb8a bl 8004668 <HAL_GPIO_WritePin>
  4752. HAL_GPIO_WritePin(LED_CH4_GPIO_Port,LED_CH4_Pin,GPIO_PIN_SET);
  4753. 8005f54: 2201 movs r2, #1
  4754. 8005f56: 2104 movs r1, #4
  4755. 8005f58: 481c ldr r0, [pc, #112] ; (8005fcc <RGB_Sensor_LED_Alarm_OFF+0xb0>)
  4756. 8005f5a: f7fe fb85 bl 8004668 <HAL_GPIO_WritePin>
  4757. HAL_GPIO_WritePin(LED_CH5_GPIO_Port,LED_CH5_Pin,GPIO_PIN_SET);
  4758. 8005f5e: 2201 movs r2, #1
  4759. 8005f60: 2140 movs r1, #64 ; 0x40
  4760. 8005f62: 481b ldr r0, [pc, #108] ; (8005fd0 <RGB_Sensor_LED_Alarm_OFF+0xb4>)
  4761. 8005f64: f7fe fb80 bl 8004668 <HAL_GPIO_WritePin>
  4762. HAL_GPIO_WritePin(LED_CH6_GPIO_Port,LED_CH6_Pin,GPIO_PIN_SET);
  4763. 8005f68: 2201 movs r2, #1
  4764. 8005f6a: 2180 movs r1, #128 ; 0x80
  4765. 8005f6c: 4818 ldr r0, [pc, #96] ; (8005fd0 <RGB_Sensor_LED_Alarm_OFF+0xb4>)
  4766. 8005f6e: f7fe fb7b bl 8004668 <HAL_GPIO_WritePin>
  4767. HAL_GPIO_WritePin(LED_CH7_GPIO_Port,LED_CH7_Pin,GPIO_PIN_SET);
  4768. 8005f72: 2201 movs r2, #1
  4769. 8005f74: f44f 7180 mov.w r1, #256 ; 0x100
  4770. 8005f78: 4815 ldr r0, [pc, #84] ; (8005fd0 <RGB_Sensor_LED_Alarm_OFF+0xb4>)
  4771. 8005f7a: f7fe fb75 bl 8004668 <HAL_GPIO_WritePin>
  4772. break;
  4773. case 7:
  4774. HAL_GPIO_WritePin(LED_CH7_GPIO_Port,LED_CH7_Pin,GPIO_PIN_SET);
  4775. break;
  4776. case 8:
  4777. HAL_GPIO_WritePin(LED_CH8_GPIO_Port,LED_CH8_Pin,GPIO_PIN_SET);
  4778. 8005f7e: 2201 movs r2, #1
  4779. 8005f80: f44f 7100 mov.w r1, #512 ; 0x200
  4780. 8005f84: e015 b.n 8005fb2 <RGB_Sensor_LED_Alarm_OFF+0x96>
  4781. HAL_GPIO_WritePin(LED_CH1_GPIO_Port,LED_CH1_Pin,GPIO_PIN_SET);
  4782. 8005f86: 2201 movs r2, #1
  4783. 8005f88: f44f 6180 mov.w r1, #1024 ; 0x400
  4784. HAL_GPIO_WritePin(LED_CH3_GPIO_Port,LED_CH3_Pin,GPIO_PIN_SET);
  4785. 8005f8c: 480e ldr r0, [pc, #56] ; (8005fc8 <RGB_Sensor_LED_Alarm_OFF+0xac>)
  4786. break;
  4787. }
  4788. }
  4789. 8005f8e: e8bd 4008 ldmia.w sp!, {r3, lr}
  4790. HAL_GPIO_WritePin(LED_CH8_GPIO_Port,LED_CH8_Pin,GPIO_PIN_SET);
  4791. 8005f92: f7fe bb69 b.w 8004668 <HAL_GPIO_WritePin>
  4792. HAL_GPIO_WritePin(LED_CH2_GPIO_Port,LED_CH2_Pin,GPIO_PIN_SET);
  4793. 8005f96: 2201 movs r2, #1
  4794. 8005f98: f44f 6100 mov.w r1, #2048 ; 0x800
  4795. 8005f9c: e7f6 b.n 8005f8c <RGB_Sensor_LED_Alarm_OFF+0x70>
  4796. HAL_GPIO_WritePin(LED_CH3_GPIO_Port,LED_CH3_Pin,GPIO_PIN_SET);
  4797. 8005f9e: 2201 movs r2, #1
  4798. 8005fa0: f44f 5180 mov.w r1, #4096 ; 0x1000
  4799. 8005fa4: e7f2 b.n 8005f8c <RGB_Sensor_LED_Alarm_OFF+0x70>
  4800. HAL_GPIO_WritePin(LED_CH4_GPIO_Port,LED_CH4_Pin,GPIO_PIN_SET);
  4801. 8005fa6: 2201 movs r2, #1
  4802. 8005fa8: 2104 movs r1, #4
  4803. 8005faa: 4808 ldr r0, [pc, #32] ; (8005fcc <RGB_Sensor_LED_Alarm_OFF+0xb0>)
  4804. 8005fac: e7ef b.n 8005f8e <RGB_Sensor_LED_Alarm_OFF+0x72>
  4805. HAL_GPIO_WritePin(LED_CH5_GPIO_Port,LED_CH5_Pin,GPIO_PIN_SET);
  4806. 8005fae: 2201 movs r2, #1
  4807. 8005fb0: 2140 movs r1, #64 ; 0x40
  4808. HAL_GPIO_WritePin(LED_CH8_GPIO_Port,LED_CH8_Pin,GPIO_PIN_SET);
  4809. 8005fb2: 4807 ldr r0, [pc, #28] ; (8005fd0 <RGB_Sensor_LED_Alarm_OFF+0xb4>)
  4810. 8005fb4: e7eb b.n 8005f8e <RGB_Sensor_LED_Alarm_OFF+0x72>
  4811. HAL_GPIO_WritePin(LED_CH6_GPIO_Port,LED_CH6_Pin,GPIO_PIN_SET);
  4812. 8005fb6: 2201 movs r2, #1
  4813. 8005fb8: 2180 movs r1, #128 ; 0x80
  4814. 8005fba: e7fa b.n 8005fb2 <RGB_Sensor_LED_Alarm_OFF+0x96>
  4815. HAL_GPIO_WritePin(LED_CH7_GPIO_Port,LED_CH7_Pin,GPIO_PIN_SET);
  4816. 8005fbc: 2201 movs r2, #1
  4817. 8005fbe: f44f 7180 mov.w r1, #256 ; 0x100
  4818. 8005fc2: e7f6 b.n 8005fb2 <RGB_Sensor_LED_Alarm_OFF+0x96>
  4819. 8005fc4: bd08 pop {r3, pc}
  4820. 8005fc6: bf00 nop
  4821. 8005fc8: 40011000 .word 0x40011000
  4822. 8005fcc: 40011400 .word 0x40011400
  4823. 8005fd0: 40010c00 .word 0x40010c00
  4824. 08005fd4 <RGB_Alarm_Operate>:
  4825. void RGB_Alarm_Operate(void){
  4826. 8005fd4: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4827. uint8_t temp_warning = 0;
  4828. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  4829. 8005fd8: 2401 movs r4, #1
  4830. uint8_t temp_warning = 0;
  4831. 8005fda: 2500 movs r5, #0
  4832. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  4833. 8005fdc: f8df 8060 ldr.w r8, [pc, #96] ; 8006040 <RGB_Alarm_Operate+0x6c>
  4834. if(LED_Alarm[SensorID_buf[i]] == 1){
  4835. 8005fe0: 4f15 ldr r7, [pc, #84] ; (8006038 <RGB_Alarm_Operate+0x64>)
  4836. 8005fe2: f8df 9060 ldr.w r9, [pc, #96] ; 8006044 <RGB_Alarm_Operate+0x70>
  4837. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  4838. 8005fe6: f898 3000 ldrb.w r3, [r8]
  4839. 8005fea: 42a3 cmp r3, r4
  4840. 8005fec: d20b bcs.n 8006006 <RGB_Alarm_Operate+0x32>
  4841. temp_warning = 1;
  4842. }else{
  4843. RGB_Sensor_LED_Alarm_OFF(SensorID_buf[i]);
  4844. }
  4845. }
  4846. if(temp_warning == 0){ // 8개의 Sensor가 전부 정상일 때 만 동작
  4847. 8005fee: bb05 cbnz r5, 8006032 <RGB_Alarm_Operate+0x5e>
  4848. HAL_GPIO_WritePin(LED_ALARM_GPIO_Port, LED_ALARM_Pin, GPIO_PIN_RESET); //표지 LED
  4849. 8005ff0: 462a mov r2, r5
  4850. 8005ff2: 4812 ldr r0, [pc, #72] ; (800603c <RGB_Alarm_Operate+0x68>)
  4851. 8005ff4: f44f 5180 mov.w r1, #4096 ; 0x1000
  4852. 8005ff8: f7fe fb36 bl 8004668 <HAL_GPIO_WritePin>
  4853. RGB_Sensor_LED_Alarm_OFF(0); //모든 Sensor가 정상일 때는 LED 가 켜지지 않는다.
  4854. 8005ffc: 4628 mov r0, r5
  4855. }
  4856. }
  4857. 8005ffe: e8bd 43f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4858. RGB_Sensor_LED_Alarm_OFF(0); //모든 Sensor가 정상일 때는 LED 가 켜지지 않는다.
  4859. 8006002: f7ff bf8b b.w 8005f1c <RGB_Sensor_LED_Alarm_OFF>
  4860. if(LED_Alarm[SensorID_buf[i]] == 1){
  4861. 8006006: 5d38 ldrb r0, [r7, r4]
  4862. 8006008: f819 6000 ldrb.w r6, [r9, r0]
  4863. 800600c: 2e01 cmp r6, #1
  4864. 800600e: d10c bne.n 800602a <RGB_Alarm_Operate+0x56>
  4865. HAL_GPIO_WritePin(LED_ALARM_GPIO_Port, LED_ALARM_Pin, GPIO_PIN_SET); //표지 LED
  4866. 8006010: 480a ldr r0, [pc, #40] ; (800603c <RGB_Alarm_Operate+0x68>)
  4867. 8006012: 4632 mov r2, r6
  4868. 8006014: f44f 5180 mov.w r1, #4096 ; 0x1000
  4869. 8006018: f7fe fb26 bl 8004668 <HAL_GPIO_WritePin>
  4870. RGB_Sensor_LED_Alarm_ON(SensorID_buf[i]);
  4871. 800601c: 5d38 ldrb r0, [r7, r4]
  4872. 800601e: f7ff ff21 bl 8005e64 <RGB_Sensor_LED_Alarm_ON>
  4873. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  4874. 8006022: 3401 adds r4, #1
  4875. 8006024: b2e4 uxtb r4, r4
  4876. 8006026: 4635 mov r5, r6
  4877. 8006028: e7dd b.n 8005fe6 <RGB_Alarm_Operate+0x12>
  4878. RGB_Sensor_LED_Alarm_OFF(SensorID_buf[i]);
  4879. 800602a: f7ff ff77 bl 8005f1c <RGB_Sensor_LED_Alarm_OFF>
  4880. 800602e: 462e mov r6, r5
  4881. 8006030: e7f7 b.n 8006022 <RGB_Alarm_Operate+0x4e>
  4882. 8006032: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4883. 8006036: bf00 nop
  4884. 8006038: 200002f3 .word 0x200002f3
  4885. 800603c: 40010c00 .word 0x40010c00
  4886. 8006040: 200002f2 .word 0x200002f2
  4887. 8006044: 2000008c .word 0x2000008c
  4888. 08006048 <RGB_DeviceStatusCheck>:
  4889. }
  4890. }
  4891. RGB_Data_Stack(&LED_Alarm[1]);
  4892. }
  4893. uint8_t RGB_DeviceStatusCheck(void){
  4894. 8006048: b530 push {r4, r5, lr}
  4895. uint8_t ret = 0;
  4896. for(uint8_t i = 1; i <= SensorID_Cnt; i++){
  4897. 800604a: 4b09 ldr r3, [pc, #36] ; (8006070 <RGB_DeviceStatusCheck+0x28>)
  4898. uint8_t ret = 0;
  4899. 800604c: 2000 movs r0, #0
  4900. for(uint8_t i = 1; i <= SensorID_Cnt; i++){
  4901. 800604e: 7819 ldrb r1, [r3, #0]
  4902. 8006050: 2301 movs r3, #1
  4903. if(SensorID_buf[i] > 0){
  4904. ret += 0x01 << (SensorID_buf[i] - 1);
  4905. 8006052: 461d mov r5, r3
  4906. if(SensorID_buf[i] > 0){
  4907. 8006054: 4c07 ldr r4, [pc, #28] ; (8006074 <RGB_DeviceStatusCheck+0x2c>)
  4908. for(uint8_t i = 1; i <= SensorID_Cnt; i++){
  4909. 8006056: 428b cmp r3, r1
  4910. 8006058: d900 bls.n 800605c <RGB_DeviceStatusCheck+0x14>
  4911. }
  4912. }
  4913. return ret;
  4914. }
  4915. 800605a: bd30 pop {r4, r5, pc}
  4916. if(SensorID_buf[i] > 0){
  4917. 800605c: 5ce2 ldrb r2, [r4, r3]
  4918. 800605e: b122 cbz r2, 800606a <RGB_DeviceStatusCheck+0x22>
  4919. ret += 0x01 << (SensorID_buf[i] - 1);
  4920. 8006060: 3a01 subs r2, #1
  4921. 8006062: fa05 f202 lsl.w r2, r5, r2
  4922. 8006066: 4410 add r0, r2
  4923. 8006068: b2c0 uxtb r0, r0
  4924. for(uint8_t i = 1; i <= SensorID_Cnt; i++){
  4925. 800606a: 3301 adds r3, #1
  4926. 800606c: b2db uxtb r3, r3
  4927. 800606e: e7f2 b.n 8006056 <RGB_DeviceStatusCheck+0xe>
  4928. 8006070: 200002f2 .word 0x200002f2
  4929. 8006074: 200002f3 .word 0x200002f3
  4930. 08006078 <RGB_BufCal>:
  4931. }
  4932. /*
  4933. RGB_Data_Stack에 Lora에 Data를 보내기 위해 Buffer에 Data를 쌓을 때
  4934. ID 마다 Location Cnt
  4935. */
  4936. uint8_t RGB_BufCal(uint8_t srcid){
  4937. 8006078: 3801 subs r0, #1
  4938. 800607a: b2c0 uxtb r0, r0
  4939. 800607c: 2807 cmp r0, #7
  4940. 800607e: bf9a itte ls
  4941. 8006080: 4b01 ldrls r3, [pc, #4] ; (8006088 <RGB_BufCal+0x10>)
  4942. 8006082: 5c18 ldrbls r0, [r3, r0]
  4943. 8006084: 2000 movhi r0, #0
  4944. case 6:ret = 29;break;
  4945. case 7:ret = 32;break;
  4946. case 8:ret = 35;break;
  4947. }
  4948. return ret;
  4949. }
  4950. 8006086: 4770 bx lr
  4951. 8006088: 0800863e .word 0x0800863e
  4952. 0800608c <RGB_Data_Stack>:
  4953. void RGB_Data_Stack(uint8_t* rgb_buf){
  4954. 800608c: b5f8 push {r3, r4, r5, r6, r7, lr}
  4955. Lora_Buf[bluecell_stx] = 0xbe;
  4956. 800608e: 23be movs r3, #190 ; 0xbe
  4957. memset(&Lora_Buf[0],0x00,8);
  4958. 8006090: 4c1e ldr r4, [pc, #120] ; (800610c <RGB_Data_Stack+0x80>)
  4959. 8006092: 2500 movs r5, #0
  4960. Lora_Buf[bluecell_stx] = 0xbe;
  4961. 8006094: 7023 strb r3, [r4, #0]
  4962. Lora_Buf[bluecell_srcid + 4] = 0xeb;
  4963. 8006096: 23eb movs r3, #235 ; 0xeb
  4964. memset(&Lora_Buf[0],0x00,8);
  4965. 8006098: 6065 str r5, [r4, #4]
  4966. Lora_Buf[bluecell_srcid + 4] = 0xeb;
  4967. 800609a: 71e3 strb r3, [r4, #7]
  4968. Lora_Buf[bluecell_type] = RGB_Lora_Data_Report;
  4969. 800609c: 230d movs r3, #13
  4970. 800609e: 7063 strb r3, [r4, #1]
  4971. Lora_Buf[bluecell_length] = Lora_Max_Amount;// RGB Data 5byte
  4972. 80060a0: 2305 movs r3, #5
  4973. 80060a2: 70a3 strb r3, [r4, #2]
  4974. Lora_Buf[bluecell_srcid] = MyControllerID;
  4975. 80060a4: 4b1a ldr r3, [pc, #104] ; (8006110 <RGB_Data_Stack+0x84>)
  4976. if(RGB_BufCal(SensorID_buf[1]) == 0){//아무런 Device가 존재 하지않을 때
  4977. 80060a6: 4e1b ldr r6, [pc, #108] ; (8006114 <RGB_Data_Stack+0x88>)
  4978. Lora_Buf[bluecell_srcid] = MyControllerID;
  4979. 80060a8: 781b ldrb r3, [r3, #0]
  4980. void RGB_Data_Stack(uint8_t* rgb_buf){
  4981. 80060aa: 4601 mov r1, r0
  4982. if(RGB_BufCal(SensorID_buf[1]) == 0){//아무런 Device가 존재 하지않을 때
  4983. 80060ac: 7870 ldrb r0, [r6, #1]
  4984. Lora_Buf[bluecell_srcid] = MyControllerID;
  4985. 80060ae: 70e3 strb r3, [r4, #3]
  4986. if(RGB_BufCal(SensorID_buf[1]) == 0){//아무런 Device가 존재 하지않을 때
  4987. 80060b0: f7ff ffe2 bl 8006078 <RGB_BufCal>
  4988. 80060b4: b1d8 cbz r0, 80060ee <RGB_Data_Stack+0x62>
  4989. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  4990. 80060b6: 4b18 ldr r3, [pc, #96] ; (8006118 <RGB_Data_Stack+0x8c>)
  4991. 80060b8: 7922 ldrb r2, [r4, #4]
  4992. 80060ba: 781f ldrb r7, [r3, #0]
  4993. 80060bc: 2301 movs r3, #1
  4994. Lora_Buf[bluecell_srcid + 1] |= 0x01 << (SensorID_buf[i] - 1);
  4995. 80060be: 469e mov lr, r3
  4996. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  4997. 80060c0: 42bb cmp r3, r7
  4998. 80060c2: d919 bls.n 80060f8 <RGB_Data_Stack+0x6c>
  4999. 80060c4: b105 cbz r5, 80060c8 <RGB_Data_Stack+0x3c>
  5000. 80060c6: 7122 strb r2, [r4, #4]
  5001. 80060c8: 2300 movs r3, #0
  5002. Lora_Buf[bluecell_srcid + 2] |= rgb_buf[i] << i ;
  5003. 80060ca: 5cca ldrb r2, [r1, r3]
  5004. 80060cc: 7960 ldrb r0, [r4, #5]
  5005. 80060ce: 409a lsls r2, r3
  5006. 80060d0: 3301 adds r3, #1
  5007. 80060d2: 4302 orrs r2, r0
  5008. for(uint8_t i = 0; i < 8; i++){
  5009. 80060d4: 2b08 cmp r3, #8
  5010. Lora_Buf[bluecell_srcid + 2] |= rgb_buf[i] << i ;
  5011. 80060d6: 7162 strb r2, [r4, #5]
  5012. for(uint8_t i = 0; i < 8; i++){
  5013. 80060d8: d1f7 bne.n 80060ca <RGB_Data_Stack+0x3e>
  5014. Lora_Buf[bluecell_srcid + 3]= STH30_CreateCrc(&Lora_Buf[bluecell_type],Lora_Buf[bluecell_length]);
  5015. 80060da: 2105 movs r1, #5
  5016. 80060dc: 480f ldr r0, [pc, #60] ; (800611c <RGB_Data_Stack+0x90>)
  5017. 80060de: f001 f83b bl 8007158 <STH30_CreateCrc>
  5018. 80060e2: 71a0 strb r0, [r4, #6]
  5019. LoraDataSendSet(1);
  5020. 80060e4: 2001 movs r0, #1
  5021. }
  5022. 80060e6: e8bd 40f8 ldmia.w sp!, {r3, r4, r5, r6, r7, lr}
  5023. LoraDataSendSet(1);
  5024. 80060ea: f000 bc27 b.w 800693c <LoraDataSendSet>
  5025. printf("Not Exist Device \n");
  5026. 80060ee: 480c ldr r0, [pc, #48] ; (8006120 <RGB_Data_Stack+0x94>)
  5027. }
  5028. 80060f0: e8bd 40f8 ldmia.w sp!, {r3, r4, r5, r6, r7, lr}
  5029. printf("Not Exist Device \n");
  5030. 80060f4: f001 ba5a b.w 80075ac <puts>
  5031. Lora_Buf[bluecell_srcid + 1] |= 0x01 << (SensorID_buf[i] - 1);
  5032. 80060f8: 5cf0 ldrb r0, [r6, r3]
  5033. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  5034. 80060fa: 3301 adds r3, #1
  5035. Lora_Buf[bluecell_srcid + 1] |= 0x01 << (SensorID_buf[i] - 1);
  5036. 80060fc: 3801 subs r0, #1
  5037. 80060fe: fa0e f000 lsl.w r0, lr, r0
  5038. 8006102: 4302 orrs r2, r0
  5039. 8006104: b2d2 uxtb r2, r2
  5040. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  5041. 8006106: b2db uxtb r3, r3
  5042. 8006108: 2501 movs r5, #1
  5043. 800610a: e7d9 b.n 80060c0 <RGB_Data_Stack+0x34>
  5044. 800610c: 20000095 .word 0x20000095
  5045. 8006110: 20000308 .word 0x20000308
  5046. 8006114: 200002f3 .word 0x200002f3
  5047. 8006118: 200002f2 .word 0x200002f2
  5048. 800611c: 20000096 .word 0x20000096
  5049. 8006120: 080086c9 .word 0x080086c9
  5050. 08006124 <RGB_Alarm_Check>:
  5051. void RGB_Alarm_Check(uint8_t* data){
  5052. 8006124: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  5053. 8006128: 4604 mov r4, r0
  5054. 800612a: b090 sub sp, #64 ; 0x40
  5055. uint16_t Sensor_red[9] = {0,};
  5056. 800612c: 2212 movs r2, #18
  5057. 800612e: 2100 movs r1, #0
  5058. 8006130: a801 add r0, sp, #4
  5059. 8006132: f001 f9aa bl 800748a <memset>
  5060. uint16_t Sensor_green[9] = {0,};
  5061. 8006136: 2212 movs r2, #18
  5062. 8006138: 2100 movs r1, #0
  5063. 800613a: a806 add r0, sp, #24
  5064. 800613c: f001 f9a5 bl 800748a <memset>
  5065. uint16_t Sensor_blue[9] = {0,};
  5066. 8006140: 2212 movs r2, #18
  5067. 8006142: 2100 movs r1, #0
  5068. 8006144: a80b add r0, sp, #44 ; 0x2c
  5069. 8006146: f001 f9a0 bl 800748a <memset>
  5070. Sensor_red[data[bluecell_srcid]] = ((data[bluecell_red_H + 2] << 8)| data[bluecell_red_L + 2]);
  5071. 800614a: 78e3 ldrb r3, [r4, #3]
  5072. 800614c: aa10 add r2, sp, #64 ; 0x40
  5073. 800614e: eb02 0343 add.w r3, r2, r3, lsl #1
  5074. 8006152: 79a1 ldrb r1, [r4, #6]
  5075. 8006154: 79e2 ldrb r2, [r4, #7]
  5076. LED_Alarm[SensorID_buf[i]] = 0;
  5077. 8006156: f04f 0800 mov.w r8, #0
  5078. Sensor_red[data[bluecell_srcid]] = ((data[bluecell_red_H + 2] << 8)| data[bluecell_red_L + 2]);
  5079. 800615a: ea42 2201 orr.w r2, r2, r1, lsl #8
  5080. 800615e: f823 2c3c strh.w r2, [r3, #-60]
  5081. Sensor_green[data[bluecell_srcid]] = ((data[bluecell_green_H + 2] << 8)| data[bluecell_green_L + 2]);
  5082. 8006162: 7a21 ldrb r1, [r4, #8]
  5083. 8006164: 7a62 ldrb r2, [r4, #9]
  5084. if(RGB_SensorRedLimit_Buf[SensorID_buf[i]] >= Sensor_red[SensorID_buf[i]]
  5085. 8006166: 4d1d ldr r5, [pc, #116] ; (80061dc <RGB_Alarm_Check+0xb8>)
  5086. Sensor_green[data[bluecell_srcid]] = ((data[bluecell_green_H + 2] << 8)| data[bluecell_green_L + 2]);
  5087. 8006168: ea42 2201 orr.w r2, r2, r1, lsl #8
  5088. 800616c: f823 2c28 strh.w r2, [r3, #-40]
  5089. Sensor_blue[data[bluecell_srcid]] = ((data[bluecell_blue_H + 2] << 8)| data[bluecell_blue_L + 2]);
  5090. 8006170: 7aa1 ldrb r1, [r4, #10]
  5091. 8006172: 7ae2 ldrb r2, [r4, #11]
  5092. if(RGB_SensorRedLimit_Buf[SensorID_buf[i]] >= Sensor_red[SensorID_buf[i]]
  5093. 8006174: 4e1a ldr r6, [pc, #104] ; (80061e0 <RGB_Alarm_Check+0xbc>)
  5094. Sensor_blue[data[bluecell_srcid]] = ((data[bluecell_blue_H + 2] << 8)| data[bluecell_blue_L + 2]);
  5095. 8006176: ea42 2201 orr.w r2, r2, r1, lsl #8
  5096. 800617a: f823 2c14 strh.w r2, [r3, #-20]
  5097. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  5098. 800617e: 4b19 ldr r3, [pc, #100] ; (80061e4 <RGB_Alarm_Check+0xc0>)
  5099. 8006180: 4819 ldr r0, [pc, #100] ; (80061e8 <RGB_Alarm_Check+0xc4>)
  5100. 8006182: 781c ldrb r4, [r3, #0]
  5101. 8006184: 2301 movs r3, #1
  5102. LED_Alarm[SensorID_buf[i]] = 1;
  5103. 8006186: 461f mov r7, r3
  5104. || RGB_SensorGreenLimit_Buf[SensorID_buf[i]] >= Sensor_green[SensorID_buf[i]]
  5105. 8006188: f8df e064 ldr.w lr, [pc, #100] ; 80061f0 <RGB_Alarm_Check+0xcc>
  5106. || RGB_SensorBlueLimit_Buf[SensorID_buf[i]] >= Sensor_blue[SensorID_buf[i]]) {
  5107. 800618c: f8df c064 ldr.w ip, [pc, #100] ; 80061f4 <RGB_Alarm_Check+0xd0>
  5108. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  5109. 8006190: 42a3 cmp r3, r4
  5110. 8006192: d905 bls.n 80061a0 <RGB_Alarm_Check+0x7c>
  5111. RGB_Data_Stack(&LED_Alarm[1]);
  5112. 8006194: 4815 ldr r0, [pc, #84] ; (80061ec <RGB_Alarm_Check+0xc8>)
  5113. }
  5114. 8006196: b010 add sp, #64 ; 0x40
  5115. 8006198: e8bd 47f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  5116. RGB_Data_Stack(&LED_Alarm[1]);
  5117. 800619c: f7ff bf76 b.w 800608c <RGB_Data_Stack>
  5118. if(RGB_SensorRedLimit_Buf[SensorID_buf[i]] >= Sensor_red[SensorID_buf[i]]
  5119. 80061a0: 5ce9 ldrb r1, [r5, r3]
  5120. 80061a2: aa10 add r2, sp, #64 ; 0x40
  5121. 80061a4: eb02 0241 add.w r2, r2, r1, lsl #1
  5122. 80061a8: f836 a011 ldrh.w sl, [r6, r1, lsl #1]
  5123. 80061ac: f832 9c3c ldrh.w r9, [r2, #-60]
  5124. 80061b0: 45ca cmp sl, r9
  5125. 80061b2: d20b bcs.n 80061cc <RGB_Alarm_Check+0xa8>
  5126. || RGB_SensorGreenLimit_Buf[SensorID_buf[i]] >= Sensor_green[SensorID_buf[i]]
  5127. 80061b4: f83e a011 ldrh.w sl, [lr, r1, lsl #1]
  5128. 80061b8: f832 9c28 ldrh.w r9, [r2, #-40]
  5129. 80061bc: 45ca cmp sl, r9
  5130. 80061be: d205 bcs.n 80061cc <RGB_Alarm_Check+0xa8>
  5131. || RGB_SensorBlueLimit_Buf[SensorID_buf[i]] >= Sensor_blue[SensorID_buf[i]]) {
  5132. 80061c0: f83c 9011 ldrh.w r9, [ip, r1, lsl #1]
  5133. 80061c4: f832 2c14 ldrh.w r2, [r2, #-20]
  5134. 80061c8: 4591 cmp r9, r2
  5135. 80061ca: d303 bcc.n 80061d4 <RGB_Alarm_Check+0xb0>
  5136. LED_Alarm[SensorID_buf[i]] = 1;
  5137. 80061cc: 5447 strb r7, [r0, r1]
  5138. for(uint8_t i = 1; i <= (SensorID_Cnt); i++){
  5139. 80061ce: 3301 adds r3, #1
  5140. 80061d0: b2db uxtb r3, r3
  5141. 80061d2: e7dd b.n 8006190 <RGB_Alarm_Check+0x6c>
  5142. LED_Alarm[SensorID_buf[i]] = 0;
  5143. 80061d4: f800 8001 strb.w r8, [r0, r1]
  5144. 80061d8: e7f9 b.n 80061ce <RGB_Alarm_Check+0xaa>
  5145. 80061da: bf00 nop
  5146. 80061dc: 200002f3 .word 0x200002f3
  5147. 80061e0: 200002e0 .word 0x200002e0
  5148. 80061e4: 200002f2 .word 0x200002f2
  5149. 80061e8: 2000008c .word 0x2000008c
  5150. 80061ec: 2000008d .word 0x2000008d
  5151. 80061f0: 200002ce .word 0x200002ce
  5152. 80061f4: 200002bc .word 0x200002bc
  5153. 080061f8 <RGB_Controller_Func>:
  5154. #endif // PYJ.2019.04.14_END --
  5155. uint8_t datalosscnt[9] = {0,};
  5156. void RGB_Controller_Func(uint8_t* data){
  5157. 80061f8: b530 push {r4, r5, lr}
  5158. RGB_CMD_T type = data[bluecell_type];
  5159. 80061fa: 7845 ldrb r5, [r0, #1]
  5160. void RGB_Controller_Func(uint8_t* data){
  5161. 80061fc: b09b sub sp, #108 ; 0x6c
  5162. 80061fe: 4604 mov r4, r0
  5163. // static uint8_t temp_sensorid;
  5164. uint8_t Result_buf[100] = {0,};
  5165. 8006200: 2264 movs r2, #100 ; 0x64
  5166. 8006202: 2100 movs r1, #0
  5167. 8006204: a801 add r0, sp, #4
  5168. 8006206: f001 f940 bl 800748a <memset>
  5169. switch(type){
  5170. 800620a: 1e6b subs r3, r5, #1
  5171. 800620c: 2b0f cmp r3, #15
  5172. 800620e: d827 bhi.n 8006260 <RGB_Controller_Func+0x68>
  5173. 8006210: e8df f003 tbb [pc, r3]
  5174. 8006214: 47352b08 .word 0x47352b08
  5175. 8006218: 26266c50 .word 0x26266c50
  5176. 800621c: 26269326 .word 0x26269326
  5177. 8006220: a0262626 .word 0xa0262626
  5178. case RGB_Status_Data_Request:
  5179. datalosscnt[data[bluecell_srcid + 1]]++;
  5180. 8006224: 4b57 ldr r3, [pc, #348] ; (8006384 <RGB_Controller_Func+0x18c>)
  5181. 8006226: 7921 ldrb r1, [r4, #4]
  5182. 8006228: 5c5a ldrb r2, [r3, r1]
  5183. 800622a: 3201 adds r2, #1
  5184. 800622c: 545a strb r2, [r3, r1]
  5185. if(datalosscnt[data[bluecell_srcid + 1]] > 3 && data[bluecell_srcid + 1] != 0){
  5186. 800622e: 7922 ldrb r2, [r4, #4]
  5187. 8006230: 5c9b ldrb r3, [r3, r2]
  5188. 8006232: 2b03 cmp r3, #3
  5189. 8006234: d907 bls.n 8006246 <RGB_Controller_Func+0x4e>
  5190. 8006236: b132 cbz r2, 8006246 <RGB_Controller_Func+0x4e>
  5191. RGB_SensorIDAutoSet(1);
  5192. 8006238: 2001 movs r0, #1
  5193. 800623a: f000 fb85 bl 8006948 <RGB_SensorIDAutoSet>
  5194. memset(&SensorID_buf[0],0x00,8);
  5195. 800623e: 2200 movs r2, #0
  5196. 8006240: 4b51 ldr r3, [pc, #324] ; (8006388 <RGB_Controller_Func+0x190>)
  5197. 8006242: 601a str r2, [r3, #0]
  5198. 8006244: 605a str r2, [r3, #4]
  5199. }
  5200. data[5] = STH30_CreateCrc(&data[bluecell_type],data[bluecell_length]);
  5201. 8006246: 78a1 ldrb r1, [r4, #2]
  5202. 8006248: 1c60 adds r0, r4, #1
  5203. 800624a: f000 ff85 bl 8007158 <STH30_CreateCrc>
  5204. 800624e: 7160 strb r0, [r4, #5]
  5205. memcpy(&Result_buf[bluecell_stx],&data[bluecell_stx],RGB_SensorDataRequest_Length);
  5206. 8006250: 88a2 ldrh r2, [r4, #4]
  5207. 8006252: 6820 ldr r0, [r4, #0]
  5208. 8006254: 79a3 ldrb r3, [r4, #6]
  5209. 8006256: 9001 str r0, [sp, #4]
  5210. 8006258: f8ad 2008 strh.w r2, [sp, #8]
  5211. 800625c: f88d 300a strb.w r3, [sp, #10]
  5212. break;
  5213. default:
  5214. break;
  5215. }
  5216. RGB_Response_Func(&Result_buf[bluecell_stx]);
  5217. 8006260: a801 add r0, sp, #4
  5218. 8006262: f7ff fdb5 bl 8005dd0 <RGB_Response_Func>
  5219. return;
  5220. }
  5221. 8006266: b01b add sp, #108 ; 0x6c
  5222. 8006268: bd30 pop {r4, r5, pc}
  5223. memcpy(&Result_buf[bluecell_stx],&data[bluecell_stx],data[bluecell_length] + 3);
  5224. 800626a: 78a2 ldrb r2, [r4, #2]
  5225. 800626c: 4621 mov r1, r4
  5226. 800626e: 3203 adds r2, #3
  5227. 8006270: a801 add r0, sp, #4
  5228. 8006272: f001 f8ff bl 8007474 <memcpy>
  5229. MyControllerID = data[bluecell_srcid]; // �긽��諛⑹쓽 SRC ID�뒗 �굹�쓽 DST ID�씠�떎.
  5230. 8006276: 78e2 ldrb r2, [r4, #3]
  5231. 8006278: 4b44 ldr r3, [pc, #272] ; (800638c <RGB_Controller_Func+0x194>)
  5232. 800627a: 701a strb r2, [r3, #0]
  5233. break;
  5234. 800627c: e7f0 b.n 8006260 <RGB_Controller_Func+0x68>
  5235. RGB_SensorIDAutoSet(1);
  5236. 800627e: 2001 movs r0, #1
  5237. 8006280: f000 fb62 bl 8006948 <RGB_SensorIDAutoSet>
  5238. memcpy(&Result_buf[bluecell_stx],&data[bluecell_stx],data[bluecell_length] + 3);
  5239. 8006284: 78a2 ldrb r2, [r4, #2]
  5240. 8006286: 4621 mov r1, r4
  5241. 8006288: 3203 adds r2, #3
  5242. 800628a: a801 add r0, sp, #4
  5243. 800628c: f001 f8f2 bl 8007474 <memcpy>
  5244. Result_buf[5] = STH30_CreateCrc(&Result_buf[bluecell_type],Result_buf[bluecell_length]);
  5245. 8006290: f89d 1006 ldrb.w r1, [sp, #6]
  5246. 8006294: f10d 0005 add.w r0, sp, #5
  5247. 8006298: f000 ff5e bl 8007158 <STH30_CreateCrc>
  5248. 800629c: f88d 0009 strb.w r0, [sp, #9]
  5249. break;
  5250. 80062a0: e7de b.n 8006260 <RGB_Controller_Func+0x68>
  5251. SensorID_Cnt++;
  5252. 80062a2: 4a3b ldr r2, [pc, #236] ; (8006390 <RGB_Controller_Func+0x198>)
  5253. SensorID_buf[SensorID_Cnt] = data[bluecell_length + 1];
  5254. 80062a4: 78e1 ldrb r1, [r4, #3]
  5255. SensorID_Cnt++;
  5256. 80062a6: 7813 ldrb r3, [r2, #0]
  5257. 80062a8: 3301 adds r3, #1
  5258. 80062aa: b2db uxtb r3, r3
  5259. 80062ac: 7013 strb r3, [r2, #0]
  5260. SensorID_buf[SensorID_Cnt] = data[bluecell_length + 1];
  5261. 80062ae: 4a36 ldr r2, [pc, #216] ; (8006388 <RGB_Controller_Func+0x190>)
  5262. 80062b0: 54d1 strb r1, [r2, r3]
  5263. break;
  5264. 80062b2: e7d5 b.n 8006260 <RGB_Controller_Func+0x68>
  5265. datalosscnt[data[bluecell_srcid]] = 0;
  5266. 80062b4: 2100 movs r1, #0
  5267. 80062b6: 78e3 ldrb r3, [r4, #3]
  5268. 80062b8: 4a32 ldr r2, [pc, #200] ; (8006384 <RGB_Controller_Func+0x18c>)
  5269. 80062ba: 54d1 strb r1, [r2, r3]
  5270. data[bluecell_length] += 1;// Device On OFF status Send byte
  5271. 80062bc: 78a5 ldrb r5, [r4, #2]
  5272. 80062be: 3501 adds r5, #1
  5273. 80062c0: b2ed uxtb r5, r5
  5274. 80062c2: 70a5 strb r5, [r4, #2]
  5275. data[bluecell_srcid + 9] = RGB_DeviceStatusCheck();// Device On OFF status Send byte
  5276. 80062c4: f7ff fec0 bl 8006048 <RGB_DeviceStatusCheck>
  5277. memcpy(&Result_buf[bluecell_stx],&data[bluecell_stx],data[bluecell_length] + 3);
  5278. 80062c8: 1cea adds r2, r5, #3
  5279. data[bluecell_srcid + 9] = RGB_DeviceStatusCheck();// Device On OFF status Send byte
  5280. 80062ca: 7320 strb r0, [r4, #12]
  5281. memcpy(&Result_buf[bluecell_stx],&data[bluecell_stx],data[bluecell_length] + 3);
  5282. 80062cc: 4621 mov r1, r4
  5283. 80062ce: a801 add r0, sp, #4
  5284. 80062d0: f001 f8d0 bl 8007474 <memcpy>
  5285. Result_buf[5] = STH30_CreateCrc(&Result_buf[bluecell_type],Result_buf[bluecell_length]);
  5286. 80062d4: f89d 1006 ldrb.w r1, [sp, #6]
  5287. 80062d8: f10d 0005 add.w r0, sp, #5
  5288. 80062dc: f000 ff3c bl 8007158 <STH30_CreateCrc>
  5289. 80062e0: f88d 0009 strb.w r0, [sp, #9]
  5290. RGB_Alarm_Check(&data[bluecell_stx]);
  5291. 80062e4: 4620 mov r0, r4
  5292. 80062e6: f7ff ff1d bl 8006124 <RGB_Alarm_Check>
  5293. break;
  5294. 80062ea: e7b9 b.n 8006260 <RGB_Controller_Func+0x68>
  5295. memcpy(&Result_buf[bluecell_stx],&data[bluecell_stx],data[bluecell_length] + 3);
  5296. 80062ec: 78a2 ldrb r2, [r4, #2]
  5297. 80062ee: 4621 mov r1, r4
  5298. 80062f0: 3203 adds r2, #3
  5299. 80062f2: a801 add r0, sp, #4
  5300. 80062f4: f001 f8be bl 8007474 <memcpy>
  5301. RGB_SensorRedLimit_Buf[data[bluecell_dstid]] = ((data[bluecell_red_H] << 8) |data[bluecell_red_L]);
  5302. 80062f8: 7922 ldrb r2, [r4, #4]
  5303. 80062fa: 7963 ldrb r3, [r4, #5]
  5304. 80062fc: 7aa1 ldrb r1, [r4, #10]
  5305. 80062fe: ea43 2302 orr.w r3, r3, r2, lsl #8
  5306. 8006302: 4a24 ldr r2, [pc, #144] ; (8006394 <RGB_Controller_Func+0x19c>)
  5307. Result_buf[bluecell_crc] = STH30_CreateCrc(&Result_buf[bluecell_type],Result_buf[bluecell_length]);
  5308. 8006304: f10d 0005 add.w r0, sp, #5
  5309. RGB_SensorRedLimit_Buf[data[bluecell_dstid]] = ((data[bluecell_red_H] << 8) |data[bluecell_red_L]);
  5310. 8006308: f822 3011 strh.w r3, [r2, r1, lsl #1]
  5311. RGB_SensorGreenLimit_Buf[data[bluecell_dstid]] = ((data[bluecell_green_H] << 8) |data[bluecell_green_L]);
  5312. 800630c: 79a2 ldrb r2, [r4, #6]
  5313. 800630e: 79e3 ldrb r3, [r4, #7]
  5314. 8006310: 7aa1 ldrb r1, [r4, #10]
  5315. 8006312: ea43 2302 orr.w r3, r3, r2, lsl #8
  5316. 8006316: 4a20 ldr r2, [pc, #128] ; (8006398 <RGB_Controller_Func+0x1a0>)
  5317. 8006318: f822 3011 strh.w r3, [r2, r1, lsl #1]
  5318. RGB_SensorBlueLimit_Buf[data[bluecell_dstid]] = ((data[bluecell_blue_H] << 8) |data[bluecell_blue_L]);
  5319. 800631c: 7a22 ldrb r2, [r4, #8]
  5320. 800631e: 7a63 ldrb r3, [r4, #9]
  5321. 8006320: 7aa1 ldrb r1, [r4, #10]
  5322. 8006322: ea43 2302 orr.w r3, r3, r2, lsl #8
  5323. 8006326: 4a1d ldr r2, [pc, #116] ; (800639c <RGB_Controller_Func+0x1a4>)
  5324. 8006328: f822 3011 strh.w r3, [r2, r1, lsl #1]
  5325. Result_buf[bluecell_crc] = STH30_CreateCrc(&Result_buf[bluecell_type],Result_buf[bluecell_length]);
  5326. 800632c: f89d 1006 ldrb.w r1, [sp, #6]
  5327. 8006330: f000 ff12 bl 8007158 <STH30_CreateCrc>
  5328. 8006334: f88d 000f strb.w r0, [sp, #15]
  5329. break;
  5330. 8006338: e792 b.n 8006260 <RGB_Controller_Func+0x68>
  5331. \details Acts as a special kind of Data Memory Barrier.
  5332. It completes when all explicit memory accesses before this instruction complete.
  5333. */
  5334. __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
  5335. {
  5336. __ASM volatile ("dsb 0xF":::"memory");
  5337. 800633a: f3bf 8f4f dsb sy
  5338. (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  5339. 800633e: 4918 ldr r1, [pc, #96] ; (80063a0 <RGB_Controller_Func+0x1a8>)
  5340. SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  5341. 8006340: 4b18 ldr r3, [pc, #96] ; (80063a4 <RGB_Controller_Func+0x1ac>)
  5342. (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  5343. 8006342: 68ca ldr r2, [r1, #12]
  5344. 8006344: f402 62e0 and.w r2, r2, #1792 ; 0x700
  5345. SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  5346. 8006348: 4313 orrs r3, r2
  5347. 800634a: 60cb str r3, [r1, #12]
  5348. 800634c: f3bf 8f4f dsb sy
  5349. __ASM volatile ("nop");
  5350. 8006350: bf00 nop
  5351. 8006352: e7fd b.n 8006350 <RGB_Controller_Func+0x158>
  5352. Result_buf[bluecell_stx] = 0xbe;
  5353. 8006354: 23be movs r3, #190 ; 0xbe
  5354. 8006356: f88d 3004 strb.w r3, [sp, #4]
  5355. Result_buf[bluecell_type] = RGB_ControllerID_GET;
  5356. 800635a: 2310 movs r3, #16
  5357. Result_buf[bluecell_length] = 3;
  5358. 800635c: 2103 movs r1, #3
  5359. Result_buf[bluecell_type] = RGB_ControllerID_GET;
  5360. 800635e: f88d 3005 strb.w r3, [sp, #5]
  5361. Result_buf[bluecell_srcid] = MyControllerID;
  5362. 8006362: 4b0a ldr r3, [pc, #40] ; (800638c <RGB_Controller_Func+0x194>)
  5363. Result_buf[bluecell_srcid + 1] = STH30_CreateCrc(&Result_buf[bluecell_type],Result_buf[bluecell_length]);
  5364. 8006364: f10d 0005 add.w r0, sp, #5
  5365. Result_buf[bluecell_srcid] = MyControllerID;
  5366. 8006368: 781b ldrb r3, [r3, #0]
  5367. Result_buf[bluecell_length] = 3;
  5368. 800636a: f88d 1006 strb.w r1, [sp, #6]
  5369. Result_buf[bluecell_srcid] = MyControllerID;
  5370. 800636e: f88d 3007 strb.w r3, [sp, #7]
  5371. Result_buf[bluecell_srcid + 1] = STH30_CreateCrc(&Result_buf[bluecell_type],Result_buf[bluecell_length]);
  5372. 8006372: f000 fef1 bl 8007158 <STH30_CreateCrc>
  5373. Result_buf[bluecell_srcid + 2] = 0xeb;
  5374. 8006376: 23eb movs r3, #235 ; 0xeb
  5375. Result_buf[bluecell_srcid + 1] = STH30_CreateCrc(&Result_buf[bluecell_type],Result_buf[bluecell_length]);
  5376. 8006378: f88d 0008 strb.w r0, [sp, #8]
  5377. Result_buf[bluecell_srcid + 2] = 0xeb;
  5378. 800637c: f88d 3009 strb.w r3, [sp, #9]
  5379. break;
  5380. 8006380: e76e b.n 8006260 <RGB_Controller_Func+0x68>
  5381. 8006382: bf00 nop
  5382. 8006384: 200002fb .word 0x200002fb
  5383. 8006388: 200002f3 .word 0x200002f3
  5384. 800638c: 20000308 .word 0x20000308
  5385. 8006390: 200002f2 .word 0x200002f2
  5386. 8006394: 200002e0 .word 0x200002e0
  5387. 8006398: 200002ce .word 0x200002ce
  5388. 800639c: 200002bc .word 0x200002bc
  5389. 80063a0: e000ed00 .word 0xe000ed00
  5390. 80063a4: 05fa0004 .word 0x05fa0004
  5391. 080063a8 <SX1276_hw_SetNSS>:
  5392. SX1276_hw_SetNSS(hw, 1);
  5393. HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
  5394. }
  5395. __weak void SX1276_hw_SetNSS(SX1276_hw_t * hw, int value) {
  5396. HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
  5397. 80063a8: 1e4b subs r3, r1, #1
  5398. 80063aa: 425a negs r2, r3
  5399. 80063ac: 8a01 ldrh r1, [r0, #16]
  5400. 80063ae: 415a adcs r2, r3
  5401. 80063b0: 6940 ldr r0, [r0, #20]
  5402. 80063b2: f7fe b959 b.w 8004668 <HAL_GPIO_WritePin>
  5403. 080063b6 <SX1276_hw_init>:
  5404. __weak void SX1276_hw_init(SX1276_hw_t * hw) {
  5405. 80063b6: b510 push {r4, lr}
  5406. 80063b8: 4604 mov r4, r0
  5407. SX1276_hw_SetNSS(hw, 1);
  5408. 80063ba: 2101 movs r1, #1
  5409. 80063bc: f7ff fff4 bl 80063a8 <SX1276_hw_SetNSS>
  5410. HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
  5411. 80063c0: 8821 ldrh r1, [r4, #0]
  5412. 80063c2: 6860 ldr r0, [r4, #4]
  5413. 80063c4: 2201 movs r2, #1
  5414. }
  5415. 80063c6: e8bd 4010 ldmia.w sp!, {r4, lr}
  5416. HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
  5417. 80063ca: f7fe b94d b.w 8004668 <HAL_GPIO_WritePin>
  5418. 080063ce <SX1276_hw_SPICommand>:
  5419. HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
  5420. while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
  5421. ;
  5422. }
  5423. #endif // PYJ.2019.04.01_END --
  5424. void SX1276_hw_SPICommand(SX1276_hw_t * hw, uint8_t cmd) {
  5425. 80063ce: b510 push {r4, lr}
  5426. 80063d0: 460c mov r4, r1
  5427. SX1276_hw_SetNSS(hw, 0);
  5428. 80063d2: 2100 movs r1, #0
  5429. 80063d4: f7ff ffe8 bl 80063a8 <SX1276_hw_SetNSS>
  5430. BLUECELL_SPI_Transmit(cmd);
  5431. 80063d8: 4620 mov r0, r4
  5432. }
  5433. 80063da: e8bd 4010 ldmia.w sp!, {r4, lr}
  5434. BLUECELL_SPI_Transmit(cmd);
  5435. 80063de: f7ff bbf1 b.w 8005bc4 <BLUECELL_SPI_Transmit>
  5436. 080063e2 <SX1276_SPIBurstWrite.part.1>:
  5437. //printf("\n");
  5438. SX1276_hw_SetNSS(module->hw, 1);
  5439. }
  5440. }
  5441. void SX1276_SPIBurstWrite(SX1276_t * module, uint8_t addr, uint8_t* txBuf,
  5442. 80063e2: b5f8 push {r3, r4, r5, r6, r7, lr}
  5443. 80063e4: 460e mov r6, r1
  5444. 80063e6: 4604 mov r4, r0
  5445. 80063e8: 461f mov r7, r3
  5446. uint8_t length) {
  5447. uint8_t i;
  5448. if (length <= 1) {
  5449. return;
  5450. } else {
  5451. SX1276_hw_SetNSS(module->hw, 0);
  5452. 80063ea: 2100 movs r1, #0
  5453. 80063ec: 6800 ldr r0, [r0, #0]
  5454. void SX1276_SPIBurstWrite(SX1276_t * module, uint8_t addr, uint8_t* txBuf,
  5455. 80063ee: 4615 mov r5, r2
  5456. SX1276_hw_SetNSS(module->hw, 0);
  5457. 80063f0: f7ff ffda bl 80063a8 <SX1276_hw_SetNSS>
  5458. SX1276_hw_SPICommand(module->hw, addr | 0x80);
  5459. 80063f4: f046 0180 orr.w r1, r6, #128 ; 0x80
  5460. 80063f8: 6820 ldr r0, [r4, #0]
  5461. 80063fa: f7ff ffe8 bl 80063ce <SX1276_hw_SPICommand>
  5462. 80063fe: 3f01 subs r7, #1
  5463. 8006400: 1e6e subs r6, r5, #1
  5464. 8006402: 443d add r5, r7
  5465. // printf("Test Data:");
  5466. for (i = 0; i < length; i++) {
  5467. 8006404: 42ae cmp r6, r5
  5468. 8006406: d104 bne.n 8006412 <SX1276_SPIBurstWrite.part.1+0x30>
  5469. SX1276_hw_SPICommand(module->hw, txBuf[i]);
  5470. // printf("%02x ",txBuf[i]);
  5471. }
  5472. // printf("\n");
  5473. SX1276_hw_SetNSS(module->hw, 1);
  5474. 8006408: 2101 movs r1, #1
  5475. 800640a: 6820 ldr r0, [r4, #0]
  5476. 800640c: f7ff ffcc bl 80063a8 <SX1276_hw_SetNSS>
  5477. 8006410: bdf8 pop {r3, r4, r5, r6, r7, pc}
  5478. SX1276_hw_SPICommand(module->hw, txBuf[i]);
  5479. 8006412: f816 1f01 ldrb.w r1, [r6, #1]!
  5480. 8006416: 6820 ldr r0, [r4, #0]
  5481. 8006418: f7ff ffd9 bl 80063ce <SX1276_hw_SPICommand>
  5482. 800641c: e7f2 b.n 8006404 <SX1276_SPIBurstWrite.part.1+0x22>
  5483. 0800641e <SX1276_hw_SPIReadByte>:
  5484. uint8_t SX1276_hw_SPIReadByte(SX1276_hw_t * hw) {
  5485. 800641e: b508 push {r3, lr}
  5486. SX1276_hw_SetNSS(hw, 0);
  5487. 8006420: 2100 movs r1, #0
  5488. 8006422: f7ff ffc1 bl 80063a8 <SX1276_hw_SetNSS>
  5489. rxByte = SpiRead();
  5490. 8006426: f7ff fba7 bl 8005b78 <SpiRead>
  5491. }
  5492. 800642a: b2c0 uxtb r0, r0
  5493. 800642c: bd08 pop {r3, pc}
  5494. 0800642e <SX1276_hw_DelayMs>:
  5495. HAL_Delay(msec);
  5496. 800642e: f7fd bf41 b.w 80042b4 <HAL_Delay>
  5497. 08006432 <SX1276_hw_Reset>:
  5498. __weak void SX1276_hw_Reset(SX1276_hw_t * hw) {
  5499. 8006432: b510 push {r4, lr}
  5500. 8006434: 4604 mov r4, r0
  5501. SX1276_hw_SetNSS(hw, 1);
  5502. 8006436: 2101 movs r1, #1
  5503. 8006438: f7ff ffb6 bl 80063a8 <SX1276_hw_SetNSS>
  5504. HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
  5505. 800643c: 8821 ldrh r1, [r4, #0]
  5506. 800643e: 2200 movs r2, #0
  5507. 8006440: 6860 ldr r0, [r4, #4]
  5508. 8006442: f7fe f911 bl 8004668 <HAL_GPIO_WritePin>
  5509. SX1276_hw_DelayMs(1);
  5510. 8006446: 2001 movs r0, #1
  5511. 8006448: f7ff fff1 bl 800642e <SX1276_hw_DelayMs>
  5512. HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
  5513. 800644c: 6860 ldr r0, [r4, #4]
  5514. 800644e: 2201 movs r2, #1
  5515. 8006450: 8821 ldrh r1, [r4, #0]
  5516. 8006452: f7fe f909 bl 8004668 <HAL_GPIO_WritePin>
  5517. SX1276_hw_DelayMs(100);
  5518. 8006456: 2064 movs r0, #100 ; 0x64
  5519. 8006458: f7ff ffe9 bl 800642e <SX1276_hw_DelayMs>
  5520. 800645c: bd10 pop {r4, pc}
  5521. 0800645e <SX1276_hw_GetDIO0>:
  5522. __weak int SX1276_hw_GetDIO0(SX1276_hw_t * hw) {
  5523. 800645e: b508 push {r3, lr}
  5524. return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
  5525. 8006460: 8901 ldrh r1, [r0, #8]
  5526. 8006462: 68c0 ldr r0, [r0, #12]
  5527. 8006464: f7fe f8fa bl 800465c <HAL_GPIO_ReadPin>
  5528. }
  5529. 8006468: 1e43 subs r3, r0, #1
  5530. 800646a: 4258 negs r0, r3
  5531. 800646c: 4158 adcs r0, r3
  5532. 800646e: bd08 pop {r3, pc}
  5533. 08006470 <SX1276_SPIIDRead>:
  5534. uint8_t SX1276_SPIIDRead(SX1276_t * module, uint8_t addr) {
  5535. 8006470: b538 push {r3, r4, r5, lr}
  5536. 8006472: 4604 mov r4, r0
  5537. SX1276_hw_SPICommand(module->hw, addr);
  5538. 8006474: 6800 ldr r0, [r0, #0]
  5539. 8006476: f7ff ffaa bl 80063ce <SX1276_hw_SPICommand>
  5540. tmp = SX1276_hw_SPIReadByte(module->hw);
  5541. 800647a: 6820 ldr r0, [r4, #0]
  5542. 800647c: f7ff ffcf bl 800641e <SX1276_hw_SPIReadByte>
  5543. 8006480: 4605 mov r5, r0
  5544. SX1276_hw_SetNSS(module->hw, 1);
  5545. 8006482: 2101 movs r1, #1
  5546. 8006484: 6820 ldr r0, [r4, #0]
  5547. 8006486: f7ff ff8f bl 80063a8 <SX1276_hw_SetNSS>
  5548. }
  5549. 800648a: 4628 mov r0, r5
  5550. 800648c: bd38 pop {r3, r4, r5, pc}
  5551. 0800648e <SX1276_SPIWrite>:
  5552. void SX1276_SPIWrite(SX1276_t * module, uint8_t addr, uint8_t cmd) {
  5553. 800648e: b570 push {r4, r5, r6, lr}
  5554. 8006490: 4604 mov r4, r0
  5555. 8006492: 460e mov r6, r1
  5556. 8006494: 4615 mov r5, r2
  5557. SX1276_hw_SetNSS(module->hw, 0);
  5558. 8006496: 2100 movs r1, #0
  5559. 8006498: 6800 ldr r0, [r0, #0]
  5560. 800649a: f7ff ff85 bl 80063a8 <SX1276_hw_SetNSS>
  5561. SX1276_hw_SPICommand(module->hw, addr | 0x80);
  5562. 800649e: f046 0180 orr.w r1, r6, #128 ; 0x80
  5563. 80064a2: 6820 ldr r0, [r4, #0]
  5564. 80064a4: f7ff ff93 bl 80063ce <SX1276_hw_SPICommand>
  5565. SX1276_hw_SPICommand(module->hw, cmd);
  5566. 80064a8: 4629 mov r1, r5
  5567. 80064aa: 6820 ldr r0, [r4, #0]
  5568. 80064ac: f7ff ff8f bl 80063ce <SX1276_hw_SPICommand>
  5569. SX1276_hw_SetNSS(module->hw, 1);
  5570. 80064b0: 2101 movs r1, #1
  5571. 80064b2: 6820 ldr r0, [r4, #0]
  5572. 80064b4: f7ff ff78 bl 80063a8 <SX1276_hw_SetNSS>
  5573. 80064b8: bd70 pop {r4, r5, r6, pc}
  5574. 080064ba <SX1276_SPIBurstRead>:
  5575. if (length <= 1) {
  5576. 80064ba: 2b01 cmp r3, #1
  5577. uint8_t length) {
  5578. 80064bc: b5f8 push {r3, r4, r5, r6, r7, lr}
  5579. 80064be: 4605 mov r5, r0
  5580. 80064c0: 460f mov r7, r1
  5581. 80064c2: 4616 mov r6, r2
  5582. 80064c4: 461c mov r4, r3
  5583. if (length <= 1) {
  5584. 80064c6: d916 bls.n 80064f6 <SX1276_SPIBurstRead+0x3c>
  5585. SX1276_hw_SetNSS(module->hw, 0);
  5586. 80064c8: 2100 movs r1, #0
  5587. 80064ca: 6800 ldr r0, [r0, #0]
  5588. 80064cc: f7ff ff6c bl 80063a8 <SX1276_hw_SetNSS>
  5589. SX1276_hw_SPICommand(module->hw, addr);
  5590. 80064d0: 4639 mov r1, r7
  5591. 80064d2: 6828 ldr r0, [r5, #0]
  5592. 80064d4: f7ff ff7b bl 80063ce <SX1276_hw_SPICommand>
  5593. 80064d8: 3c01 subs r4, #1
  5594. 80064da: b2e4 uxtb r4, r4
  5595. 80064dc: 1e77 subs r7, r6, #1
  5596. 80064de: 4434 add r4, r6
  5597. rxBuf[i] = SX1276_hw_SPIReadByte(module->hw);
  5598. 80064e0: 6828 ldr r0, [r5, #0]
  5599. 80064e2: f7ff ff9c bl 800641e <SX1276_hw_SPIReadByte>
  5600. 80064e6: f807 0f01 strb.w r0, [r7, #1]!
  5601. for (i = 0; i < length; i++) {
  5602. 80064ea: 42a7 cmp r7, r4
  5603. 80064ec: d1f8 bne.n 80064e0 <SX1276_SPIBurstRead+0x26>
  5604. SX1276_hw_SetNSS(module->hw, 1);
  5605. 80064ee: 2101 movs r1, #1
  5606. 80064f0: 6828 ldr r0, [r5, #0]
  5607. 80064f2: f7ff ff59 bl 80063a8 <SX1276_hw_SetNSS>
  5608. 80064f6: bdf8 pop {r3, r4, r5, r6, r7, pc}
  5609. 080064f8 <SX1276_SPIBurstWrite>:
  5610. if (length <= 1) {
  5611. 80064f8: 2b01 cmp r3, #1
  5612. 80064fa: d901 bls.n 8006500 <SX1276_SPIBurstWrite+0x8>
  5613. 80064fc: f7ff bf71 b.w 80063e2 <SX1276_SPIBurstWrite.part.1>
  5614. 8006500: 4770 bx lr
  5615. 08006502 <SX1276_standby>:
  5616. SX1276_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
  5617. module->readBytes = 0;
  5618. SX1276_standby(module); //Entry standby mode
  5619. }
  5620. void SX1276_standby(SX1276_t * module) {
  5621. 8006502: b510 push {r4, lr}
  5622. SX1276_SPIWrite(module, LR_RegOpMode, 0x09);
  5623. 8006504: 2209 movs r2, #9
  5624. 8006506: 2101 movs r1, #1
  5625. void SX1276_standby(SX1276_t * module) {
  5626. 8006508: 4604 mov r4, r0
  5627. SX1276_SPIWrite(module, LR_RegOpMode, 0x09);
  5628. 800650a: f7ff ffc0 bl 800648e <SX1276_SPIWrite>
  5629. module->status = STANDBY;
  5630. 800650e: 2301 movs r3, #1
  5631. 8006510: 7263 strb r3, [r4, #9]
  5632. 8006512: bd10 pop {r4, pc}
  5633. 08006514 <SX1276_sleep>:
  5634. }
  5635. void SX1276_sleep(SX1276_t * module) {
  5636. 8006514: b510 push {r4, lr}
  5637. SX1276_SPIWrite(module, LR_RegOpMode, 0x08);
  5638. 8006516: 2208 movs r2, #8
  5639. 8006518: 2101 movs r1, #1
  5640. void SX1276_sleep(SX1276_t * module) {
  5641. 800651a: 4604 mov r4, r0
  5642. SX1276_SPIWrite(module, LR_RegOpMode, 0x08);
  5643. 800651c: f7ff ffb7 bl 800648e <SX1276_SPIWrite>
  5644. module->status = SLEEP;
  5645. 8006520: 2300 movs r3, #0
  5646. 8006522: 7263 strb r3, [r4, #9]
  5647. 8006524: bd10 pop {r4, pc}
  5648. 08006526 <SX1276_entryLoRa>:
  5649. }
  5650. void SX1276_entryLoRa(SX1276_t * module) {
  5651. SX1276_SPIWrite(module, LR_RegOpMode, 0x88);
  5652. 8006526: 2288 movs r2, #136 ; 0x88
  5653. 8006528: 2101 movs r1, #1
  5654. 800652a: f7ff bfb0 b.w 800648e <SX1276_SPIWrite>
  5655. ...
  5656. 08006530 <SX1276_config>:
  5657. uint8_t LoRa_Rate, uint8_t LoRa_BW) {
  5658. 8006530: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
  5659. 8006534: 4604 mov r4, r0
  5660. 8006536: 460d mov r5, r1
  5661. 8006538: 4690 mov r8, r2
  5662. 800653a: 461f mov r7, r3
  5663. 800653c: f89d 6018 ldrb.w r6, [sp, #24]
  5664. SX1276_sleep(module); //Change modem mode Must in Sleep mode
  5665. 8006540: f7ff ffe8 bl 8006514 <SX1276_sleep>
  5666. SX1276_hw_DelayMs(15);
  5667. 8006544: 200f movs r0, #15
  5668. 8006546: f7ff ff72 bl 800642e <SX1276_hw_DelayMs>
  5669. SX1276_entryLoRa(module);
  5670. 800654a: 4620 mov r0, r4
  5671. 800654c: f7ff ffeb bl 8006526 <SX1276_entryLoRa>
  5672. 8006550: 4a32 ldr r2, [pc, #200] ; (800661c <SX1276_config+0xec>)
  5673. (uint8_t*) SX1276_Frequency[frequency], 3); //setting frequency parameter
  5674. 8006552: eb05 0545 add.w r5, r5, r5, lsl #1
  5675. 8006556: 442a add r2, r5
  5676. 8006558: 2303 movs r3, #3
  5677. 800655a: 2106 movs r1, #6
  5678. 800655c: 4620 mov r0, r4
  5679. 800655e: f7ff ff40 bl 80063e2 <SX1276_SPIBurstWrite.part.1>
  5680. SX1276_SPIWrite(module, LR_RegPaConfig, SX1276_Power[power]); //Setting output power parameter
  5681. 8006562: 4b2f ldr r3, [pc, #188] ; (8006620 <SX1276_config+0xf0>)
  5682. 8006564: 2109 movs r1, #9
  5683. 8006566: f813 2008 ldrb.w r2, [r3, r8]
  5684. 800656a: 4620 mov r0, r4
  5685. 800656c: f7ff ff8f bl 800648e <SX1276_SPIWrite>
  5686. SX1276_SPIWrite(module, LR_RegOcp, 0x0B); //RegOcp,Close Ocp
  5687. 8006570: 220b movs r2, #11
  5688. 8006572: 4620 mov r0, r4
  5689. 8006574: 4611 mov r1, r2
  5690. 8006576: f7ff ff8a bl 800648e <SX1276_SPIWrite>
  5691. SX1276_SPIWrite(module, LR_RegLna, 0x23); //RegLNA,High & LNA Enable
  5692. 800657a: 2223 movs r2, #35 ; 0x23
  5693. 800657c: 210c movs r1, #12
  5694. 800657e: 4620 mov r0, r4
  5695. 8006580: f7ff ff85 bl 800648e <SX1276_SPIWrite>
  5696. if (SX1276_SpreadFactor[LoRa_Rate] == 6) { //SFactor=6
  5697. 8006584: 4b27 ldr r3, [pc, #156] ; (8006624 <SX1276_config+0xf4>)
  5698. 8006586: 5ddd ldrb r5, [r3, r7]
  5699. 8006588: 4b27 ldr r3, [pc, #156] ; (8006628 <SX1276_config+0xf8>)
  5700. 800658a: 2d06 cmp r5, #6
  5701. ((SX1276_LoRaBandwidth[LoRa_BW] << 4) + (SX1276_CR << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
  5702. 800658c: 5d9a ldrb r2, [r3, r6]
  5703. 800658e: ea4f 1202 mov.w r2, r2, lsl #4
  5704. if (SX1276_SpreadFactor[LoRa_Rate] == 6) { //SFactor=6
  5705. 8006592: d137 bne.n 8006604 <SX1276_config+0xd4>
  5706. SX1276_SPIWrite(module,
  5707. 8006594: 3203 adds r2, #3
  5708. 8006596: b2d2 uxtb r2, r2
  5709. 8006598: 211d movs r1, #29
  5710. 800659a: 4620 mov r0, r4
  5711. 800659c: f7ff ff77 bl 800648e <SX1276_SPIWrite>
  5712. SX1276_SPIWrite(module,
  5713. 80065a0: 2267 movs r2, #103 ; 0x67
  5714. 80065a2: 211e movs r1, #30
  5715. 80065a4: 4620 mov r0, r4
  5716. 80065a6: f7ff ff72 bl 800648e <SX1276_SPIWrite>
  5717. tmp = SX1276_SPIRead(module, 0x31);
  5718. 80065aa: 2131 movs r1, #49 ; 0x31
  5719. 80065ac: 4620 mov r0, r4
  5720. 80065ae: f7ff ff5f bl 8006470 <SX1276_SPIIDRead>
  5721. tmp &= 0xF8;
  5722. 80065b2: f000 02f8 and.w r2, r0, #248 ; 0xf8
  5723. SX1276_SPIWrite(module, 0x31, tmp);
  5724. 80065b6: f042 0205 orr.w r2, r2, #5
  5725. 80065ba: 2131 movs r1, #49 ; 0x31
  5726. 80065bc: 4620 mov r0, r4
  5727. 80065be: f7ff ff66 bl 800648e <SX1276_SPIWrite>
  5728. SX1276_SPIWrite(module, 0x37, 0x0C);
  5729. 80065c2: 220c movs r2, #12
  5730. 80065c4: 2137 movs r1, #55 ; 0x37
  5731. SX1276_SPIWrite(module,
  5732. 80065c6: 4620 mov r0, r4
  5733. 80065c8: f7ff ff61 bl 800648e <SX1276_SPIWrite>
  5734. SX1276_SPIWrite(module, LR_RegSymbTimeoutLsb, 0xFF); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
  5735. 80065cc: 4620 mov r0, r4
  5736. 80065ce: 22ff movs r2, #255 ; 0xff
  5737. 80065d0: 211f movs r1, #31
  5738. 80065d2: f7ff ff5c bl 800648e <SX1276_SPIWrite>
  5739. SX1276_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
  5740. 80065d6: 4620 mov r0, r4
  5741. 80065d8: 2200 movs r2, #0
  5742. 80065da: 2120 movs r1, #32
  5743. 80065dc: f7ff ff57 bl 800648e <SX1276_SPIWrite>
  5744. SX1276_SPIWrite(module, LR_RegPreambleLsb, 12); //RegPreambleLsb 8+4=12byte Preamble
  5745. 80065e0: 4620 mov r0, r4
  5746. 80065e2: 220c movs r2, #12
  5747. 80065e4: 2121 movs r1, #33 ; 0x21
  5748. 80065e6: f7ff ff52 bl 800648e <SX1276_SPIWrite>
  5749. SX1276_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
  5750. 80065ea: 4620 mov r0, r4
  5751. 80065ec: 2201 movs r2, #1
  5752. 80065ee: 2141 movs r1, #65 ; 0x41
  5753. 80065f0: f7ff ff4d bl 800648e <SX1276_SPIWrite>
  5754. module->readBytes = 0;
  5755. 80065f4: 2300 movs r3, #0
  5756. SX1276_standby(module); //Entry standby mode
  5757. 80065f6: 4620 mov r0, r4
  5758. module->readBytes = 0;
  5759. 80065f8: f884 310a strb.w r3, [r4, #266] ; 0x10a
  5760. }
  5761. 80065fc: e8bd 41f0 ldmia.w sp!, {r4, r5, r6, r7, r8, lr}
  5762. SX1276_standby(module); //Entry standby mode
  5763. 8006600: f7ff bf7f b.w 8006502 <SX1276_standby>
  5764. SX1276_SPIWrite(module,
  5765. 8006604: 3202 adds r2, #2
  5766. 8006606: f002 02fe and.w r2, r2, #254 ; 0xfe
  5767. 800660a: 211d movs r1, #29
  5768. 800660c: 4620 mov r0, r4
  5769. 800660e: f7ff ff3e bl 800648e <SX1276_SPIWrite>
  5770. ((SX1276_SpreadFactor[LoRa_Rate] << 4) + (SX1276_CRC << 2)
  5771. 8006612: 012a lsls r2, r5, #4
  5772. SX1276_SPIWrite(module,
  5773. 8006614: 3207 adds r2, #7
  5774. 8006616: b2d2 uxtb r2, r2
  5775. 8006618: 211e movs r1, #30
  5776. 800661a: e7d4 b.n 80065c6 <SX1276_config+0x96>
  5777. 800661c: 080086db .word 0x080086db
  5778. 8006620: 080086e8 .word 0x080086e8
  5779. 8006624: 080086ec .word 0x080086ec
  5780. 8006628: 080086de .word 0x080086de
  5781. 0800662c <SX1276_defaultConfig>:
  5782. void SX1276_defaultConfig(SX1276_t * module) {
  5783. 800662c: b513 push {r0, r1, r4, lr}
  5784. SX1276_config(module, module->frequency, module->power, module->LoRa_Rate,
  5785. 800662e: 79c4 ldrb r4, [r0, #7]
  5786. 8006630: 7983 ldrb r3, [r0, #6]
  5787. 8006632: 7942 ldrb r2, [r0, #5]
  5788. 8006634: 7901 ldrb r1, [r0, #4]
  5789. 8006636: 9400 str r4, [sp, #0]
  5790. 8006638: f7ff ff7a bl 8006530 <SX1276_config>
  5791. }
  5792. 800663c: b002 add sp, #8
  5793. 800663e: bd10 pop {r4, pc}
  5794. 08006640 <SX1276_clearLoRaIrq>:
  5795. }
  5796. void SX1276_clearLoRaIrq(SX1276_t * module) {
  5797. SX1276_SPIWrite(module, LR_RegIrqFlags, 0xFF);
  5798. 8006640: 22ff movs r2, #255 ; 0xff
  5799. 8006642: 2112 movs r1, #18
  5800. 8006644: f7ff bf23 b.w 800648e <SX1276_SPIWrite>
  5801. 08006648 <SX1276_LoRaEntryRx>:
  5802. }
  5803. int SX1276_LoRaEntryRx(SX1276_t * module, uint8_t length, uint32_t timeout) {
  5804. 8006648: b570 push {r4, r5, r6, lr}
  5805. 800664a: 4604 mov r4, r0
  5806. 800664c: 460e mov r6, r1
  5807. uint8_t addr;
  5808. module->packetLength = length;
  5809. 800664e: 7221 strb r1, [r4, #8]
  5810. int SX1276_LoRaEntryRx(SX1276_t * module, uint8_t length, uint32_t timeout) {
  5811. 8006650: 4615 mov r5, r2
  5812. SX1276_defaultConfig(module); //Setting base parameter
  5813. 8006652: f7ff ffeb bl 800662c <SX1276_defaultConfig>
  5814. SX1276_SPIWrite(module, REG_LR_PADAC, 0x84); //Normal and RX
  5815. 8006656: 2284 movs r2, #132 ; 0x84
  5816. 8006658: 214d movs r1, #77 ; 0x4d
  5817. 800665a: 4620 mov r0, r4
  5818. 800665c: f7ff ff17 bl 800648e <SX1276_SPIWrite>
  5819. SX1276_SPIWrite(module, LR_RegHopPeriod, 0xFF); //No FHSS
  5820. 8006660: 22ff movs r2, #255 ; 0xff
  5821. 8006662: 2124 movs r1, #36 ; 0x24
  5822. 8006664: 4620 mov r0, r4
  5823. 8006666: f7ff ff12 bl 800648e <SX1276_SPIWrite>
  5824. SX1276_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
  5825. 800666a: 2201 movs r2, #1
  5826. 800666c: 2140 movs r1, #64 ; 0x40
  5827. 800666e: 4620 mov r0, r4
  5828. 8006670: f7ff ff0d bl 800648e <SX1276_SPIWrite>
  5829. SX1276_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
  5830. 8006674: 223f movs r2, #63 ; 0x3f
  5831. 8006676: 2111 movs r1, #17
  5832. 8006678: 4620 mov r0, r4
  5833. 800667a: f7ff ff08 bl 800648e <SX1276_SPIWrite>
  5834. SX1276_clearLoRaIrq(module);
  5835. 800667e: 4620 mov r0, r4
  5836. 8006680: f7ff ffde bl 8006640 <SX1276_clearLoRaIrq>
  5837. SX1276_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
  5838. 8006684: 4632 mov r2, r6
  5839. 8006686: 2122 movs r1, #34 ; 0x22
  5840. 8006688: 4620 mov r0, r4
  5841. 800668a: f7ff ff00 bl 800648e <SX1276_SPIWrite>
  5842. addr = SX1276_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
  5843. 800668e: 210f movs r1, #15
  5844. 8006690: 4620 mov r0, r4
  5845. 8006692: f7ff feed bl 8006470 <SX1276_SPIIDRead>
  5846. SX1276_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
  5847. 8006696: 210d movs r1, #13
  5848. 8006698: 4602 mov r2, r0
  5849. 800669a: 4620 mov r0, r4
  5850. 800669c: f7ff fef7 bl 800648e <SX1276_SPIWrite>
  5851. SX1276_SPIWrite(module, LR_RegOpMode, 0x85); //Mode//Low Frequency Mode
  5852. 80066a0: 2285 movs r2, #133 ; 0x85
  5853. 80066a2: 2101 movs r1, #1
  5854. 80066a4: 4620 mov r0, r4
  5855. 80066a6: f7ff fef2 bl 800648e <SX1276_SPIWrite>
  5856. //SX1276_SPIWrite(module, LR_RegOpMode,0x05); //Continuous Rx Mode //High Frequency Mode
  5857. module->readBytes = 0;
  5858. 80066aa: 2300 movs r3, #0
  5859. 80066ac: f884 310a strb.w r3, [r4, #266] ; 0x10a
  5860. while (1) {
  5861. if ((SX1276_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) { //Rx-on going RegModemStat
  5862. 80066b0: 2118 movs r1, #24
  5863. 80066b2: 4620 mov r0, r4
  5864. 80066b4: f7ff fedc bl 8006470 <SX1276_SPIIDRead>
  5865. 80066b8: 0743 lsls r3, r0, #29
  5866. 80066ba: d503 bpl.n 80066c4 <SX1276_LoRaEntryRx+0x7c>
  5867. module->status = RX;
  5868. 80066bc: 2303 movs r3, #3
  5869. return 1;
  5870. 80066be: 2001 movs r0, #1
  5871. module->status = RX;
  5872. 80066c0: 7263 strb r3, [r4, #9]
  5873. return 1;
  5874. 80066c2: bd70 pop {r4, r5, r6, pc}
  5875. }
  5876. if (--timeout == 0) {
  5877. 80066c4: 3d01 subs r5, #1
  5878. 80066c6: d107 bne.n 80066d8 <SX1276_LoRaEntryRx+0x90>
  5879. SX1276_hw_Reset(module->hw);
  5880. 80066c8: 6820 ldr r0, [r4, #0]
  5881. 80066ca: f7ff feb2 bl 8006432 <SX1276_hw_Reset>
  5882. SX1276_defaultConfig(module);
  5883. 80066ce: 4620 mov r0, r4
  5884. 80066d0: f7ff ffac bl 800662c <SX1276_defaultConfig>
  5885. return 0;
  5886. 80066d4: 4628 mov r0, r5
  5887. 80066d6: bd70 pop {r4, r5, r6, pc}
  5888. }
  5889. SX1276_hw_DelayMs(1);
  5890. 80066d8: 2001 movs r0, #1
  5891. 80066da: f7ff fea8 bl 800642e <SX1276_hw_DelayMs>
  5892. if ((SX1276_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) { //Rx-on going RegModemStat
  5893. 80066de: e7e7 b.n 80066b0 <SX1276_LoRaEntryRx+0x68>
  5894. 080066e0 <SX1276_LoRaRxPacket>:
  5895. }
  5896. }
  5897. uint8_t SX1276_LoRaRxPacket(SX1276_t * module) {
  5898. 80066e0: b570 push {r4, r5, r6, lr}
  5899. 80066e2: 4604 mov r4, r0
  5900. unsigned char addr;
  5901. unsigned char packet_size;
  5902. if (SX1276_hw_GetDIO0(module->hw)) {
  5903. 80066e4: 6800 ldr r0, [r0, #0]
  5904. 80066e6: f7ff feba bl 800645e <SX1276_hw_GetDIO0>
  5905. 80066ea: b1f0 cbz r0, 800672a <SX1276_LoRaRxPacket+0x4a>
  5906. memset(module->rxBuffer, 0x00, SX1276_MAX_PACKET);
  5907. 80066ec: f104 060a add.w r6, r4, #10
  5908. 80066f0: f44f 7280 mov.w r2, #256 ; 0x100
  5909. 80066f4: 2100 movs r1, #0
  5910. 80066f6: 4630 mov r0, r6
  5911. 80066f8: f000 fec7 bl 800748a <memset>
  5912. addr = SX1276_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
  5913. 80066fc: 2110 movs r1, #16
  5914. 80066fe: 4620 mov r0, r4
  5915. 8006700: f7ff feb6 bl 8006470 <SX1276_SPIIDRead>
  5916. SX1276_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
  5917. 8006704: 210d movs r1, #13
  5918. 8006706: 4602 mov r2, r0
  5919. 8006708: 4620 mov r0, r4
  5920. 800670a: f7ff fec0 bl 800648e <SX1276_SPIWrite>
  5921. if (module->LoRa_Rate == SX1276_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
  5922. 800670e: 79a3 ldrb r3, [r4, #6]
  5923. 8006710: b973 cbnz r3, 8006730 <SX1276_LoRaRxPacket+0x50>
  5924. packet_size = module->packetLength;
  5925. 8006712: 7a25 ldrb r5, [r4, #8]
  5926. } else {
  5927. packet_size = SX1276_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
  5928. }
  5929. SX1276_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
  5930. 8006714: 4620 mov r0, r4
  5931. 8006716: 462b mov r3, r5
  5932. 8006718: 4632 mov r2, r6
  5933. 800671a: 2100 movs r1, #0
  5934. 800671c: f7ff fecd bl 80064ba <SX1276_SPIBurstRead>
  5935. module->readBytes = packet_size;
  5936. 8006720: f884 510a strb.w r5, [r4, #266] ; 0x10a
  5937. SX1276_clearLoRaIrq(module);
  5938. 8006724: 4620 mov r0, r4
  5939. 8006726: f7ff ff8b bl 8006640 <SX1276_clearLoRaIrq>
  5940. }
  5941. return module->readBytes;
  5942. }
  5943. 800672a: f894 010a ldrb.w r0, [r4, #266] ; 0x10a
  5944. 800672e: bd70 pop {r4, r5, r6, pc}
  5945. packet_size = SX1276_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
  5946. 8006730: 2113 movs r1, #19
  5947. 8006732: 4620 mov r0, r4
  5948. 8006734: f7ff fe9c bl 8006470 <SX1276_SPIIDRead>
  5949. 8006738: 4605 mov r5, r0
  5950. 800673a: e7eb b.n 8006714 <SX1276_LoRaRxPacket+0x34>
  5951. 0800673c <SX1276_LoRaEntryTx>:
  5952. int SX1276_LoRaEntryTx(SX1276_t * module, uint8_t length, uint32_t timeout) {
  5953. 800673c: b570 push {r4, r5, r6, lr}
  5954. 800673e: 4604 mov r4, r0
  5955. 8006740: 460e mov r6, r1
  5956. uint8_t addr;
  5957. uint8_t temp;
  5958. module->packetLength = length;
  5959. 8006742: 7221 strb r1, [r4, #8]
  5960. int SX1276_LoRaEntryTx(SX1276_t * module, uint8_t length, uint32_t timeout) {
  5961. 8006744: 4615 mov r5, r2
  5962. SX1276_defaultConfig(module); //setting base parameter
  5963. 8006746: f7ff ff71 bl 800662c <SX1276_defaultConfig>
  5964. SX1276_SPIWrite(module, REG_LR_PADAC, 0x87); //Tx for 20dBm
  5965. 800674a: 2287 movs r2, #135 ; 0x87
  5966. 800674c: 214d movs r1, #77 ; 0x4d
  5967. 800674e: 4620 mov r0, r4
  5968. 8006750: f7ff fe9d bl 800648e <SX1276_SPIWrite>
  5969. SX1276_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
  5970. 8006754: 2200 movs r2, #0
  5971. 8006756: 2124 movs r1, #36 ; 0x24
  5972. 8006758: 4620 mov r0, r4
  5973. 800675a: f7ff fe98 bl 800648e <SX1276_SPIWrite>
  5974. SX1276_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
  5975. 800675e: 2241 movs r2, #65 ; 0x41
  5976. 8006760: 2140 movs r1, #64 ; 0x40
  5977. 8006762: 4620 mov r0, r4
  5978. 8006764: f7ff fe93 bl 800648e <SX1276_SPIWrite>
  5979. SX1276_clearLoRaIrq(module);
  5980. 8006768: 4620 mov r0, r4
  5981. 800676a: f7ff ff69 bl 8006640 <SX1276_clearLoRaIrq>
  5982. SX1276_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
  5983. 800676e: 22f7 movs r2, #247 ; 0xf7
  5984. 8006770: 2111 movs r1, #17
  5985. 8006772: 4620 mov r0, r4
  5986. 8006774: f7ff fe8b bl 800648e <SX1276_SPIWrite>
  5987. SX1276_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
  5988. 8006778: 4632 mov r2, r6
  5989. 800677a: 2122 movs r1, #34 ; 0x22
  5990. 800677c: 4620 mov r0, r4
  5991. 800677e: f7ff fe86 bl 800648e <SX1276_SPIWrite>
  5992. addr = SX1276_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
  5993. 8006782: 210e movs r1, #14
  5994. 8006784: 4620 mov r0, r4
  5995. 8006786: f7ff fe73 bl 8006470 <SX1276_SPIIDRead>
  5996. SX1276_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
  5997. 800678a: 210d movs r1, #13
  5998. 800678c: 4602 mov r2, r0
  5999. 800678e: 4620 mov r0, r4
  6000. 8006790: f7ff fe7d bl 800648e <SX1276_SPIWrite>
  6001. while (1) {
  6002. temp = SX1276_SPIRead(module, LR_RegPayloadLength);
  6003. 8006794: 2122 movs r1, #34 ; 0x22
  6004. 8006796: 4620 mov r0, r4
  6005. 8006798: f7ff fe6a bl 8006470 <SX1276_SPIIDRead>
  6006. if (temp == length) {
  6007. 800679c: 4286 cmp r6, r0
  6008. 800679e: d103 bne.n 80067a8 <SX1276_LoRaEntryTx+0x6c>
  6009. module->status = TX;
  6010. 80067a0: 2302 movs r3, #2
  6011. return 1;
  6012. 80067a2: 2001 movs r0, #1
  6013. module->status = TX;
  6014. 80067a4: 7263 strb r3, [r4, #9]
  6015. return 1;
  6016. 80067a6: bd70 pop {r4, r5, r6, pc}
  6017. }
  6018. if (--timeout == 0) {
  6019. 80067a8: 3d01 subs r5, #1
  6020. 80067aa: d1f3 bne.n 8006794 <SX1276_LoRaEntryTx+0x58>
  6021. SX1276_hw_Reset(module->hw);
  6022. 80067ac: 6820 ldr r0, [r4, #0]
  6023. 80067ae: f7ff fe40 bl 8006432 <SX1276_hw_Reset>
  6024. SX1276_defaultConfig(module);
  6025. 80067b2: 4620 mov r0, r4
  6026. 80067b4: f7ff ff3a bl 800662c <SX1276_defaultConfig>
  6027. return 0;
  6028. 80067b8: 4628 mov r0, r5
  6029. }
  6030. }
  6031. }
  6032. 80067ba: bd70 pop {r4, r5, r6, pc}
  6033. 080067bc <SX1276_LoRaTxPacket>:
  6034. int SX1276_LoRaTxPacket(SX1276_t * module, uint8_t* txBuffer, uint8_t length,
  6035. uint32_t timeout) {
  6036. 80067bc: b570 push {r4, r5, r6, lr}
  6037. 80067be: 4604 mov r4, r0
  6038. 80067c0: 461e mov r6, r3
  6039. SX1276_SPIBurstWrite(module, 0x00, txBuffer, length);
  6040. 80067c2: 4613 mov r3, r2
  6041. 80067c4: 460a mov r2, r1
  6042. 80067c6: 2100 movs r1, #0
  6043. 80067c8: f7ff fe96 bl 80064f8 <SX1276_SPIBurstWrite>
  6044. SX1276_SPIWrite(module, LR_RegOpMode, 0x8b); //Tx Mode
  6045. 80067cc: 228b movs r2, #139 ; 0x8b
  6046. 80067ce: 2101 movs r1, #1
  6047. 80067d0: 4620 mov r0, r4
  6048. 80067d2: f7ff fe5c bl 800648e <SX1276_SPIWrite>
  6049. while (1) {
  6050. if (SX1276_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
  6051. 80067d6: 6820 ldr r0, [r4, #0]
  6052. 80067d8: f7ff fe41 bl 800645e <SX1276_hw_GetDIO0>
  6053. 80067dc: 4605 mov r5, r0
  6054. 80067de: b160 cbz r0, 80067fa <SX1276_LoRaTxPacket+0x3e>
  6055. SX1276_SPIRead(module, LR_RegIrqFlags);
  6056. 80067e0: 2112 movs r1, #18
  6057. 80067e2: 4620 mov r0, r4
  6058. 80067e4: f7ff fe44 bl 8006470 <SX1276_SPIIDRead>
  6059. SX1276_clearLoRaIrq(module); //Clear irq
  6060. 80067e8: 4620 mov r0, r4
  6061. 80067ea: f7ff ff29 bl 8006640 <SX1276_clearLoRaIrq>
  6062. SX1276_standby(module); //Entry Standby mode
  6063. 80067ee: 4620 mov r0, r4
  6064. 80067f0: f7ff fe87 bl 8006502 <SX1276_standby>
  6065. return 1;
  6066. 80067f4: 2501 movs r5, #1
  6067. SX1276_defaultConfig(module);
  6068. return 0;
  6069. }
  6070. SX1276_hw_DelayMs(1);
  6071. }
  6072. }
  6073. 80067f6: 4628 mov r0, r5
  6074. 80067f8: bd70 pop {r4, r5, r6, pc}
  6075. if (--timeout == 0) {
  6076. 80067fa: 3e01 subs r6, #1
  6077. 80067fc: d106 bne.n 800680c <SX1276_LoRaTxPacket+0x50>
  6078. SX1276_hw_Reset(module->hw);
  6079. 80067fe: 6820 ldr r0, [r4, #0]
  6080. 8006800: f7ff fe17 bl 8006432 <SX1276_hw_Reset>
  6081. SX1276_defaultConfig(module);
  6082. 8006804: 4620 mov r0, r4
  6083. 8006806: f7ff ff11 bl 800662c <SX1276_defaultConfig>
  6084. 800680a: e7f4 b.n 80067f6 <SX1276_LoRaTxPacket+0x3a>
  6085. SX1276_hw_DelayMs(1);
  6086. 800680c: 2001 movs r0, #1
  6087. 800680e: f7ff fe0e bl 800642e <SX1276_hw_DelayMs>
  6088. if (SX1276_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
  6089. 8006812: e7e0 b.n 80067d6 <SX1276_LoRaTxPacket+0x1a>
  6090. 08006814 <SX1276_begin>:
  6091. void SX1276_begin(SX1276_t * module, uint8_t frequency, uint8_t power,
  6092. uint8_t LoRa_Rate, uint8_t LoRa_BW, uint8_t packetLength) {
  6093. 8006814: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  6094. 8006818: 4604 mov r4, r0
  6095. 800681a: 4689 mov r9, r1
  6096. 800681c: 4690 mov r8, r2
  6097. 800681e: 461f mov r7, r3
  6098. 8006820: f89d 6020 ldrb.w r6, [sp, #32]
  6099. 8006824: f89d 5024 ldrb.w r5, [sp, #36] ; 0x24
  6100. SX1276_hw_init(module->hw);
  6101. 8006828: 6800 ldr r0, [r0, #0]
  6102. 800682a: f7ff fdc4 bl 80063b6 <SX1276_hw_init>
  6103. module->frequency = frequency;
  6104. 800682e: f884 9004 strb.w r9, [r4, #4]
  6105. module->power = power;
  6106. 8006832: f884 8005 strb.w r8, [r4, #5]
  6107. module->LoRa_Rate = LoRa_Rate;
  6108. 8006836: 71a7 strb r7, [r4, #6]
  6109. module->LoRa_BW = LoRa_BW;
  6110. 8006838: 71e6 strb r6, [r4, #7]
  6111. module->packetLength = packetLength;
  6112. 800683a: 7225 strb r5, [r4, #8]
  6113. SX1276_defaultConfig(module);
  6114. 800683c: 4620 mov r0, r4
  6115. }
  6116. 800683e: e8bd 43f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  6117. SX1276_defaultConfig(module);
  6118. 8006842: f7ff bef3 b.w 800662c <SX1276_defaultConfig>
  6119. 08006846 <SX1276_read>:
  6120. uint8_t SX1276_available(SX1276_t * module) {
  6121. return SX1276_LoRaRxPacket(module);
  6122. }
  6123. uint8_t SX1276_read(SX1276_t * module, uint8_t* rxBuf, uint8_t length) {
  6124. 8006846: b570 push {r4, r5, r6, lr}
  6125. 8006848: 460e mov r6, r1
  6126. if (length != module->readBytes)
  6127. 800684a: f890 410a ldrb.w r4, [r0, #266] ; 0x10a
  6128. uint8_t SX1276_read(SX1276_t * module, uint8_t* rxBuf, uint8_t length) {
  6129. 800684e: 4605 mov r5, r0
  6130. length = module->readBytes;
  6131. memcpy(rxBuf, module->rxBuffer, length);
  6132. 8006850: f100 010a add.w r1, r0, #10
  6133. 8006854: 4622 mov r2, r4
  6134. 8006856: 4630 mov r0, r6
  6135. 8006858: f000 fe0c bl 8007474 <memcpy>
  6136. rxBuf[length] = '\0';
  6137. 800685c: 2300 movs r3, #0
  6138. 800685e: 5533 strb r3, [r6, r4]
  6139. module->readBytes = 0;
  6140. 8006860: f885 310a strb.w r3, [r5, #266] ; 0x10a
  6141. return length;
  6142. }
  6143. 8006864: 4620 mov r0, r4
  6144. 8006866: bd70 pop {r4, r5, r6, pc}
  6145. 08006868 <HAL_UART_RxCpltCallback>:
  6146. void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
  6147. {
  6148. if(huart->Instance == USART1)//RGB Comunication
  6149. 8006868: 6802 ldr r2, [r0, #0]
  6150. 800686a: 4b20 ldr r3, [pc, #128] ; (80068ec <HAL_UART_RxCpltCallback+0x84>)
  6151. {
  6152. 800686c: b510 push {r4, lr}
  6153. if(huart->Instance == USART1)//RGB Comunication
  6154. 800686e: 429a cmp r2, r3
  6155. {
  6156. 8006870: 4604 mov r4, r0
  6157. if(huart->Instance == USART1)//RGB Comunication
  6158. 8006872: d11a bne.n 80068aa <HAL_UART_RxCpltCallback+0x42>
  6159. {
  6160. buf[count_in1] = rx1_data[0];//(uint8_t)USART2->DR;
  6161. 8006874: 4a1e ldr r2, [pc, #120] ; (80068f0 <HAL_UART_RxCpltCallback+0x88>)
  6162. 8006876: 491f ldr r1, [pc, #124] ; (80068f4 <HAL_UART_RxCpltCallback+0x8c>)
  6163. 8006878: 7813 ldrb r3, [r2, #0]
  6164. 800687a: 7808 ldrb r0, [r1, #0]
  6165. 800687c: 491e ldr r1, [pc, #120] ; (80068f8 <HAL_UART_RxCpltCallback+0x90>)
  6166. // printf("data %02x \r\n",rx1_data[0]);
  6167. if(buf[count_in1++] == 0xEB){
  6168. 800687e: 28eb cmp r0, #235 ; 0xeb
  6169. buf[count_in1] = rx1_data[0];//(uint8_t)USART2->DR;
  6170. 8006880: 54c8 strb r0, [r1, r3]
  6171. if(buf[count_in1++] == 0xEB){
  6172. 8006882: f103 0301 add.w r3, r3, #1
  6173. 8006886: b2db uxtb r3, r3
  6174. 8006888: 7013 strb r3, [r2, #0]
  6175. 800688a: d109 bne.n 80068a0 <HAL_UART_RxCpltCallback+0x38>
  6176. if(buf[bluecell_length] == (count_in1 - 3))
  6177. 800688c: 7889 ldrb r1, [r1, #2]
  6178. 800688e: 3b03 subs r3, #3
  6179. 8006890: 4299 cmp r1, r3
  6180. uint8_t LoraDataSendGet(void){
  6181. return LoraDataSend;
  6182. }
  6183. void UartDataRecvSet(uint8_t val){
  6184. UartDataisReved = val;
  6185. 8006892: bf0b itete eq
  6186. 8006894: 2201 moveq r2, #1
  6187. count_in1 = 0;
  6188. 8006896: 2300 movne r3, #0
  6189. UartDataisReved = val;
  6190. 8006898: 4b18 ldreq r3, [pc, #96] ; (80068fc <HAL_UART_RxCpltCallback+0x94>)
  6191. count_in1 = 0;
  6192. 800689a: 7013 strbne r3, [r2, #0]
  6193. UartDataisReved = val;
  6194. 800689c: bf08 it eq
  6195. 800689e: 701a strbeq r2, [r3, #0]
  6196. HAL_UART_Receive_IT(&huart1,&rx1_data[0],1);
  6197. 80068a0: 2201 movs r2, #1
  6198. 80068a2: 4914 ldr r1, [pc, #80] ; (80068f4 <HAL_UART_RxCpltCallback+0x8c>)
  6199. 80068a4: 4816 ldr r0, [pc, #88] ; (8006900 <HAL_UART_RxCpltCallback+0x98>)
  6200. 80068a6: f7ff f81b bl 80058e0 <HAL_UART_Receive_IT>
  6201. if(huart->Instance == USART2) // Lora?? ?†µ?‹ ?•˜?Š” ?¬?Џ
  6202. 80068aa: 6822 ldr r2, [r4, #0]
  6203. 80068ac: 4b15 ldr r3, [pc, #84] ; (8006904 <HAL_UART_RxCpltCallback+0x9c>)
  6204. 80068ae: 429a cmp r2, r3
  6205. 80068b0: d11b bne.n 80068ea <HAL_UART_RxCpltCallback+0x82>
  6206. buf[count_in2] = rx2_data[0];//(uint8_t)USART2->DR;
  6207. 80068b2: 4815 ldr r0, [pc, #84] ; (8006908 <HAL_UART_RxCpltCallback+0xa0>)
  6208. 80068b4: 4a15 ldr r2, [pc, #84] ; (800690c <HAL_UART_RxCpltCallback+0xa4>)
  6209. 80068b6: 7803 ldrb r3, [r0, #0]
  6210. 80068b8: 7811 ldrb r1, [r2, #0]
  6211. 80068ba: 4a0f ldr r2, [pc, #60] ; (80068f8 <HAL_UART_RxCpltCallback+0x90>)
  6212. if(buf[count_in2++] == 0xEB){
  6213. 80068bc: 29eb cmp r1, #235 ; 0xeb
  6214. buf[count_in2] = rx2_data[0];//(uint8_t)USART2->DR;
  6215. 80068be: 54d1 strb r1, [r2, r3]
  6216. if(buf[count_in2++] == 0xEB){
  6217. 80068c0: f103 0301 add.w r3, r3, #1
  6218. 80068c4: b2db uxtb r3, r3
  6219. 80068c6: 7003 strb r3, [r0, #0]
  6220. 80068c8: d108 bne.n 80068dc <HAL_UART_RxCpltCallback+0x74>
  6221. if(buf[bluecell_length] == (count_in2 - 3))
  6222. 80068ca: 7892 ldrb r2, [r2, #2]
  6223. 80068cc: 3b03 subs r3, #3
  6224. 80068ce: 429a cmp r2, r3
  6225. UartDataisReved = val;
  6226. 80068d0: bf0b itete eq
  6227. 80068d2: 2202 moveq r2, #2
  6228. count_in1 = 0;
  6229. 80068d4: 2200 movne r2, #0
  6230. UartDataisReved = val;
  6231. 80068d6: 4b09 ldreq r3, [pc, #36] ; (80068fc <HAL_UART_RxCpltCallback+0x94>)
  6232. count_in1 = 0;
  6233. 80068d8: 4b05 ldrne r3, [pc, #20] ; (80068f0 <HAL_UART_RxCpltCallback+0x88>)
  6234. 80068da: 701a strb r2, [r3, #0]
  6235. HAL_UART_Receive_IT(&huart2,&rx2_data[0],1);
  6236. 80068dc: 2201 movs r2, #1
  6237. }
  6238. 80068de: e8bd 4010 ldmia.w sp!, {r4, lr}
  6239. HAL_UART_Receive_IT(&huart2,&rx2_data[0],1);
  6240. 80068e2: 490a ldr r1, [pc, #40] ; (800690c <HAL_UART_RxCpltCallback+0xa4>)
  6241. 80068e4: 480a ldr r0, [pc, #40] ; (8006910 <HAL_UART_RxCpltCallback+0xa8>)
  6242. 80068e6: f7fe bffb b.w 80058e0 <HAL_UART_Receive_IT>
  6243. 80068ea: bd10 pop {r4, pc}
  6244. 80068ec: 40013800 .word 0x40013800
  6245. 80068f0: 20000374 .word 0x20000374
  6246. 80068f4: 20000514 .word 0x20000514
  6247. 80068f8: 20000310 .word 0x20000310
  6248. 80068fc: 2000038c .word 0x2000038c
  6249. 8006900: 2000040c .word 0x2000040c
  6250. 8006904: 40004400 .word 0x40004400
  6251. 8006908: 20000375 .word 0x20000375
  6252. 800690c: 200003e4 .word 0x200003e4
  6253. 8006910: 20000558 .word 0x20000558
  6254. 08006914 <HAL_TIM_PeriodElapsedCallback>:
  6255. if(htim->Instance == TIM6){
  6256. 8006914: 6802 ldr r2, [r0, #0]
  6257. 8006916: 4b06 ldr r3, [pc, #24] ; (8006930 <HAL_TIM_PeriodElapsedCallback+0x1c>)
  6258. 8006918: 429a cmp r2, r3
  6259. 800691a: d107 bne.n 800692c <HAL_TIM_PeriodElapsedCallback+0x18>
  6260. UartTimerCnt++;
  6261. 800691c: 4a05 ldr r2, [pc, #20] ; (8006934 <HAL_TIM_PeriodElapsedCallback+0x20>)
  6262. 800691e: 6813 ldr r3, [r2, #0]
  6263. 8006920: 3301 adds r3, #1
  6264. 8006922: 6013 str r3, [r2, #0]
  6265. LedTimerCnt++;
  6266. 8006924: 4a04 ldr r2, [pc, #16] ; (8006938 <HAL_TIM_PeriodElapsedCallback+0x24>)
  6267. 8006926: 6813 ldr r3, [r2, #0]
  6268. 8006928: 3301 adds r3, #1
  6269. 800692a: 6013 str r3, [r2, #0]
  6270. 800692c: 4770 bx lr
  6271. 800692e: bf00 nop
  6272. 8006930: 40001000 .word 0x40001000
  6273. 8006934: 2000030c .word 0x2000030c
  6274. 8006938: 20000304 .word 0x20000304
  6275. 0800693c <LoraDataSendSet>:
  6276. LoraDataSend = val;
  6277. 800693c: 4b01 ldr r3, [pc, #4] ; (8006944 <LoraDataSendSet+0x8>)
  6278. 800693e: 7018 strb r0, [r3, #0]
  6279. 8006940: 4770 bx lr
  6280. 8006942: bf00 nop
  6281. 8006944: 20000408 .word 0x20000408
  6282. 08006948 <RGB_SensorIDAutoSet>:
  6283. }
  6284. uint8_t UartDataRecvGet(void){
  6285. return UartDataisReved;
  6286. }
  6287. void RGB_SensorIDAutoSet(uint8_t set){
  6288. RGB_SensorIDAutoset = set;
  6289. 8006948: 4b01 ldr r3, [pc, #4] ; (8006950 <RGB_SensorIDAutoSet+0x8>)
  6290. 800694a: 7018 strb r0, [r3, #0]
  6291. 800694c: 4770 bx lr
  6292. 800694e: bf00 nop
  6293. 8006950: 20000309 .word 0x20000309
  6294. 08006954 <Uart2_Data_Send>:
  6295. uint8_t RGB_SensorIDAutoGet(void){
  6296. return RGB_SensorIDAutoset;
  6297. }
  6298. void Uart2_Data_Send(uint8_t* data,uint8_t size){
  6299. HAL_UART_Transmit(&huart2, data,size, 10);
  6300. 8006954: 460a mov r2, r1
  6301. 8006956: 230a movs r3, #10
  6302. 8006958: 4601 mov r1, r0
  6303. 800695a: 4801 ldr r0, [pc, #4] ; (8006960 <Uart2_Data_Send+0xc>)
  6304. 800695c: f7fe bf64 b.w 8005828 <HAL_UART_Transmit>
  6305. 8006960: 20000558 .word 0x20000558
  6306. 08006964 <Uart1_Data_Send>:
  6307. }
  6308. void Uart1_Data_Send(uint8_t* data,uint8_t size){
  6309. HAL_UART_Transmit(&huart1, data,size, 10);
  6310. 8006964: 460a mov r2, r1
  6311. 8006966: 230a movs r3, #10
  6312. 8006968: 4601 mov r1, r0
  6313. 800696a: 4801 ldr r0, [pc, #4] ; (8006970 <Uart1_Data_Send+0xc>)
  6314. 800696c: f7fe bf5c b.w 8005828 <HAL_UART_Transmit>
  6315. 8006970: 2000040c .word 0x2000040c
  6316. 08006974 <_write>:
  6317. }
  6318. int _write (int file, uint8_t *ptr, uint16_t len)
  6319. {
  6320. 8006974: b510 push {r4, lr}
  6321. 8006976: 4614 mov r4, r2
  6322. HAL_UART_Transmit (&huart1, ptr, len, 10);
  6323. 8006978: 230a movs r3, #10
  6324. 800697a: 4802 ldr r0, [pc, #8] ; (8006984 <_write+0x10>)
  6325. 800697c: f7fe ff54 bl 8005828 <HAL_UART_Transmit>
  6326. return len;
  6327. }
  6328. 8006980: 4620 mov r0, r4
  6329. 8006982: bd10 pop {r4, pc}
  6330. 8006984: 2000040c .word 0x2000040c
  6331. 08006988 <Uart_dataCheck>:
  6332. void Uart_dataCheck(uint8_t* cnt){
  6333. 8006988: b5f8 push {r3, r4, r5, r6, r7, lr}
  6334. printf("%02x ",buf[i]);
  6335. }
  6336. printf("\r\n");
  6337. #endif
  6338. crccheck = STH30_CheckCrc(&buf[bluecell_type],buf[bluecell_length],buf[buf[bluecell_length] + 1]);
  6339. 800698a: 4c17 ldr r4, [pc, #92] ; (80069e8 <Uart_dataCheck+0x60>)
  6340. void Uart_dataCheck(uint8_t* cnt){
  6341. 800698c: 4606 mov r6, r0
  6342. crccheck = STH30_CheckCrc(&buf[bluecell_type],buf[bluecell_length],buf[buf[bluecell_length] + 1]);
  6343. 800698e: 78a1 ldrb r1, [r4, #2]
  6344. 8006990: 1c60 adds r0, r4, #1
  6345. 8006992: 1863 adds r3, r4, r1
  6346. 8006994: 785a ldrb r2, [r3, #1]
  6347. 8006996: f000 fbfa bl 800718e <STH30_CheckCrc>
  6348. 800699a: 4625 mov r5, r4
  6349. if(crccheck == CHECKSUM_ERROR){
  6350. 800699c: b9d0 cbnz r0, 80069d4 <Uart_dataCheck+0x4c>
  6351. for(uint8_t i = 0; i < (*cnt); i++){
  6352. printf("%02x ",buf[i]);
  6353. 800699e: 4f13 ldr r7, [pc, #76] ; (80069ec <Uart_dataCheck+0x64>)
  6354. for(uint8_t i = 0; i < (*cnt); i++){
  6355. 80069a0: 7833 ldrb r3, [r6, #0]
  6356. 80069a2: 1c44 adds r4, r0, #1
  6357. 80069a4: b2c0 uxtb r0, r0
  6358. 80069a6: 4283 cmp r3, r0
  6359. 80069a8: d80e bhi.n 80069c8 <Uart_dataCheck+0x40>
  6360. }
  6361. printf("Original CRC : %02x RecvCRC : %02x \r\n",crccheck,buf[buf[bluecell_length] + 1]);
  6362. 80069aa: 78ab ldrb r3, [r5, #2]
  6363. 80069ac: 2100 movs r1, #0
  6364. 80069ae: 441d add r5, r3
  6365. 80069b0: 786a ldrb r2, [r5, #1]
  6366. 80069b2: 480f ldr r0, [pc, #60] ; (80069f0 <Uart_dataCheck+0x68>)
  6367. 80069b4: f000 fd72 bl 800749c <iprintf>
  6368. else{
  6369. printf("What Happen?\r\n");
  6370. /*NOP*/
  6371. }
  6372. *cnt = 0;
  6373. 80069b8: 2100 movs r1, #0
  6374. memset(buf,0x00,buf_size);
  6375. 80069ba: 2264 movs r2, #100 ; 0x64
  6376. *cnt = 0;
  6377. 80069bc: 7031 strb r1, [r6, #0]
  6378. memset(buf,0x00,buf_size);
  6379. 80069be: 480a ldr r0, [pc, #40] ; (80069e8 <Uart_dataCheck+0x60>)
  6380. }
  6381. 80069c0: e8bd 40f8 ldmia.w sp!, {r3, r4, r5, r6, r7, lr}
  6382. memset(buf,0x00,buf_size);
  6383. 80069c4: f000 bd61 b.w 800748a <memset>
  6384. printf("%02x ",buf[i]);
  6385. 80069c8: 5c29 ldrb r1, [r5, r0]
  6386. 80069ca: 4638 mov r0, r7
  6387. 80069cc: f000 fd66 bl 800749c <iprintf>
  6388. 80069d0: 4620 mov r0, r4
  6389. 80069d2: e7e5 b.n 80069a0 <Uart_dataCheck+0x18>
  6390. else if(crccheck == NO_ERROR){
  6391. 80069d4: 2801 cmp r0, #1
  6392. 80069d6: d103 bne.n 80069e0 <Uart_dataCheck+0x58>
  6393. RGB_Controller_Func(&buf[bluecell_stx]);
  6394. 80069d8: 4620 mov r0, r4
  6395. 80069da: f7ff fc0d bl 80061f8 <RGB_Controller_Func>
  6396. 80069de: e7eb b.n 80069b8 <Uart_dataCheck+0x30>
  6397. printf("What Happen?\r\n");
  6398. 80069e0: 4804 ldr r0, [pc, #16] ; (80069f4 <Uart_dataCheck+0x6c>)
  6399. 80069e2: f000 fde3 bl 80075ac <puts>
  6400. 80069e6: e7e7 b.n 80069b8 <Uart_dataCheck+0x30>
  6401. 80069e8: 20000310 .word 0x20000310
  6402. 80069ec: 08008702 .word 0x08008702
  6403. 80069f0: 08008708 .word 0x08008708
  6404. 80069f4: 0800872e .word 0x0800872e
  6405. 080069f8 <RGB_Sensor_PowerOnOff>:
  6406. void RGB_Sensor_PowerOnOff(uint8_t id){
  6407. 80069f8: b510 push {r4, lr}
  6408. 80069fa: 4604 mov r4, r0
  6409. printf("%d Power ON \r\n",id);
  6410. 80069fc: 4601 mov r1, r0
  6411. 80069fe: 487b ldr r0, [pc, #492] ; (8006bec <RGB_Sensor_PowerOnOff+0x1f4>)
  6412. 8006a00: f000 fd4c bl 800749c <iprintf>
  6413. switch(id){
  6414. 8006a04: 2c08 cmp r4, #8
  6415. 8006a06: f200 80ef bhi.w 8006be8 <RGB_Sensor_PowerOnOff+0x1f0>
  6416. 8006a0a: e8df f004 tbb [pc, r4]
  6417. 8006a0e: 05c3 .short 0x05c3
  6418. 8006a10: 6854463e .word 0x6854463e
  6419. 8006a14: 9f81 .short 0x9f81
  6420. 8006a16: c3 .byte 0xc3
  6421. 8006a17: 00 .byte 0x00
  6422. HAL_GPIO_WritePin(SENSOR_EN6_GPIO_Port,SENSOR_EN6_Pin,GPIO_PIN_SET);
  6423. HAL_GPIO_WritePin(SENSOR_EN7_GPIO_Port,SENSOR_EN7_Pin,GPIO_PIN_SET);
  6424. HAL_GPIO_WritePin(SENSOR_EN8_GPIO_Port,SENSOR_EN8_Pin,GPIO_PIN_SET);
  6425. break;
  6426. case 1:
  6427. HAL_GPIO_WritePin(SENSOR_EN1_GPIO_Port,SENSOR_EN1_Pin,GPIO_PIN_RESET);
  6428. 8006a18: 2200 movs r2, #0
  6429. 8006a1a: f44f 5100 mov.w r1, #8192 ; 0x2000
  6430. 8006a1e: 4874 ldr r0, [pc, #464] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6431. 8006a20: f7fd fe22 bl 8004668 <HAL_GPIO_WritePin>
  6432. HAL_Delay(50);
  6433. 8006a24: 2032 movs r0, #50 ; 0x32
  6434. 8006a26: f7fd fc45 bl 80042b4 <HAL_Delay>
  6435. HAL_GPIO_WritePin(SENSOR_EN1_GPIO_Port,SENSOR_EN1_Pin,GPIO_PIN_SET);
  6436. 8006a2a: 2201 movs r2, #1
  6437. 8006a2c: f44f 5100 mov.w r1, #8192 ; 0x2000
  6438. 8006a30: 486f ldr r0, [pc, #444] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6439. 8006a32: f7fd fe19 bl 8004668 <HAL_GPIO_WritePin>
  6440. HAL_GPIO_WritePin(SENSOR_EN2_GPIO_Port,SENSOR_EN2_Pin,GPIO_PIN_RESET);
  6441. 8006a36: 2200 movs r2, #0
  6442. HAL_GPIO_WritePin(SENSOR_EN7_GPIO_Port,SENSOR_EN7_Pin,GPIO_PIN_RESET);
  6443. HAL_GPIO_WritePin(SENSOR_EN8_GPIO_Port,SENSOR_EN8_Pin,GPIO_PIN_RESET);
  6444. break;
  6445. case 2:
  6446. HAL_GPIO_WritePin(SENSOR_EN1_GPIO_Port,SENSOR_EN1_Pin,GPIO_PIN_SET);
  6447. HAL_GPIO_WritePin(SENSOR_EN2_GPIO_Port,SENSOR_EN2_Pin,GPIO_PIN_SET);
  6448. 8006a38: f44f 4180 mov.w r1, #16384 ; 0x4000
  6449. 8006a3c: 486c ldr r0, [pc, #432] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6450. 8006a3e: f7fd fe13 bl 8004668 <HAL_GPIO_WritePin>
  6451. HAL_GPIO_WritePin(SENSOR_EN3_GPIO_Port,SENSOR_EN3_Pin,GPIO_PIN_RESET);
  6452. 8006a42: 2200 movs r2, #0
  6453. 8006a44: f44f 4100 mov.w r1, #32768 ; 0x8000
  6454. 8006a48: 4869 ldr r0, [pc, #420] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6455. 8006a4a: f7fd fe0d bl 8004668 <HAL_GPIO_WritePin>
  6456. HAL_GPIO_WritePin(SENSOR_EN4_GPIO_Port,SENSOR_EN4_Pin,GPIO_PIN_RESET);
  6457. 8006a4e: 2200 movs r2, #0
  6458. 8006a50: 2140 movs r1, #64 ; 0x40
  6459. 8006a52: 4868 ldr r0, [pc, #416] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6460. 8006a54: f7fd fe08 bl 8004668 <HAL_GPIO_WritePin>
  6461. HAL_GPIO_WritePin(SENSOR_EN5_GPIO_Port,SENSOR_EN5_Pin,GPIO_PIN_RESET);
  6462. 8006a58: 2200 movs r2, #0
  6463. 8006a5a: 2180 movs r1, #128 ; 0x80
  6464. 8006a5c: 4865 ldr r0, [pc, #404] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6465. 8006a5e: f7fd fe03 bl 8004668 <HAL_GPIO_WritePin>
  6466. HAL_GPIO_WritePin(SENSOR_EN6_GPIO_Port,SENSOR_EN6_Pin,GPIO_PIN_RESET);
  6467. 8006a62: 2200 movs r2, #0
  6468. 8006a64: f44f 7180 mov.w r1, #256 ; 0x100
  6469. 8006a68: 4862 ldr r0, [pc, #392] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6470. 8006a6a: f7fd fdfd bl 8004668 <HAL_GPIO_WritePin>
  6471. HAL_GPIO_WritePin(SENSOR_EN7_GPIO_Port,SENSOR_EN7_Pin,GPIO_PIN_RESET);
  6472. 8006a6e: 2200 movs r2, #0
  6473. HAL_GPIO_WritePin(SENSOR_EN2_GPIO_Port,SENSOR_EN2_Pin,GPIO_PIN_SET);
  6474. HAL_GPIO_WritePin(SENSOR_EN3_GPIO_Port,SENSOR_EN3_Pin,GPIO_PIN_SET);
  6475. HAL_GPIO_WritePin(SENSOR_EN4_GPIO_Port,SENSOR_EN4_Pin,GPIO_PIN_SET);
  6476. HAL_GPIO_WritePin(SENSOR_EN5_GPIO_Port,SENSOR_EN5_Pin,GPIO_PIN_SET);
  6477. HAL_GPIO_WritePin(SENSOR_EN6_GPIO_Port,SENSOR_EN6_Pin,GPIO_PIN_SET);
  6478. HAL_GPIO_WritePin(SENSOR_EN7_GPIO_Port,SENSOR_EN7_Pin,GPIO_PIN_SET);
  6479. 8006a70: f44f 7100 mov.w r1, #512 ; 0x200
  6480. 8006a74: 485f ldr r0, [pc, #380] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6481. 8006a76: f7fd fdf7 bl 8004668 <HAL_GPIO_WritePin>
  6482. HAL_GPIO_WritePin(SENSOR_EN8_GPIO_Port,SENSOR_EN8_Pin,GPIO_PIN_RESET);
  6483. 8006a7a: 2200 movs r2, #0
  6484. HAL_GPIO_WritePin(SENSOR_EN7_GPIO_Port,SENSOR_EN7_Pin,GPIO_PIN_SET);
  6485. HAL_GPIO_WritePin(SENSOR_EN8_GPIO_Port,SENSOR_EN8_Pin,GPIO_PIN_SET);
  6486. break;
  6487. }
  6488. }
  6489. 8006a7c: e8bd 4010 ldmia.w sp!, {r4, lr}
  6490. HAL_GPIO_WritePin(SENSOR_EN8_GPIO_Port,SENSOR_EN8_Pin,GPIO_PIN_SET);
  6491. 8006a80: f44f 7180 mov.w r1, #256 ; 0x100
  6492. 8006a84: 485c ldr r0, [pc, #368] ; (8006bf8 <RGB_Sensor_PowerOnOff+0x200>)
  6493. 8006a86: f7fd bdef b.w 8004668 <HAL_GPIO_WritePin>
  6494. HAL_GPIO_WritePin(SENSOR_EN1_GPIO_Port,SENSOR_EN1_Pin,GPIO_PIN_SET);
  6495. 8006a8a: 2201 movs r2, #1
  6496. 8006a8c: f44f 5100 mov.w r1, #8192 ; 0x2000
  6497. 8006a90: 4857 ldr r0, [pc, #348] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6498. 8006a92: f7fd fde9 bl 8004668 <HAL_GPIO_WritePin>
  6499. HAL_GPIO_WritePin(SENSOR_EN2_GPIO_Port,SENSOR_EN2_Pin,GPIO_PIN_SET);
  6500. 8006a96: 2201 movs r2, #1
  6501. 8006a98: e7ce b.n 8006a38 <RGB_Sensor_PowerOnOff+0x40>
  6502. HAL_GPIO_WritePin(SENSOR_EN1_GPIO_Port,SENSOR_EN1_Pin,GPIO_PIN_SET);
  6503. 8006a9a: 2201 movs r2, #1
  6504. 8006a9c: f44f 5100 mov.w r1, #8192 ; 0x2000
  6505. 8006aa0: 4853 ldr r0, [pc, #332] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6506. 8006aa2: f7fd fde1 bl 8004668 <HAL_GPIO_WritePin>
  6507. HAL_GPIO_WritePin(SENSOR_EN2_GPIO_Port,SENSOR_EN2_Pin,GPIO_PIN_SET);
  6508. 8006aa6: 2201 movs r2, #1
  6509. 8006aa8: f44f 4180 mov.w r1, #16384 ; 0x4000
  6510. 8006aac: 4850 ldr r0, [pc, #320] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6511. 8006aae: f7fd fddb bl 8004668 <HAL_GPIO_WritePin>
  6512. HAL_GPIO_WritePin(SENSOR_EN3_GPIO_Port,SENSOR_EN3_Pin,GPIO_PIN_SET);
  6513. 8006ab2: 2201 movs r2, #1
  6514. 8006ab4: e7c6 b.n 8006a44 <RGB_Sensor_PowerOnOff+0x4c>
  6515. HAL_GPIO_WritePin(SENSOR_EN1_GPIO_Port,SENSOR_EN1_Pin,GPIO_PIN_SET);
  6516. 8006ab6: 2201 movs r2, #1
  6517. 8006ab8: f44f 5100 mov.w r1, #8192 ; 0x2000
  6518. 8006abc: 484c ldr r0, [pc, #304] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6519. 8006abe: f7fd fdd3 bl 8004668 <HAL_GPIO_WritePin>
  6520. HAL_GPIO_WritePin(SENSOR_EN2_GPIO_Port,SENSOR_EN2_Pin,GPIO_PIN_SET);
  6521. 8006ac2: 2201 movs r2, #1
  6522. 8006ac4: f44f 4180 mov.w r1, #16384 ; 0x4000
  6523. 8006ac8: 4849 ldr r0, [pc, #292] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6524. 8006aca: f7fd fdcd bl 8004668 <HAL_GPIO_WritePin>
  6525. HAL_GPIO_WritePin(SENSOR_EN3_GPIO_Port,SENSOR_EN3_Pin,GPIO_PIN_SET);
  6526. 8006ace: 2201 movs r2, #1
  6527. 8006ad0: f44f 4100 mov.w r1, #32768 ; 0x8000
  6528. 8006ad4: 4846 ldr r0, [pc, #280] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6529. 8006ad6: f7fd fdc7 bl 8004668 <HAL_GPIO_WritePin>
  6530. HAL_GPIO_WritePin(SENSOR_EN4_GPIO_Port,SENSOR_EN4_Pin,GPIO_PIN_SET);
  6531. 8006ada: 2201 movs r2, #1
  6532. 8006adc: e7b8 b.n 8006a50 <RGB_Sensor_PowerOnOff+0x58>
  6533. HAL_GPIO_WritePin(SENSOR_EN1_GPIO_Port,SENSOR_EN1_Pin,GPIO_PIN_SET);
  6534. 8006ade: 2201 movs r2, #1
  6535. 8006ae0: f44f 5100 mov.w r1, #8192 ; 0x2000
  6536. 8006ae4: 4842 ldr r0, [pc, #264] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6537. 8006ae6: f7fd fdbf bl 8004668 <HAL_GPIO_WritePin>
  6538. HAL_GPIO_WritePin(SENSOR_EN2_GPIO_Port,SENSOR_EN2_Pin,GPIO_PIN_SET);
  6539. 8006aea: 2201 movs r2, #1
  6540. 8006aec: f44f 4180 mov.w r1, #16384 ; 0x4000
  6541. 8006af0: 483f ldr r0, [pc, #252] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6542. 8006af2: f7fd fdb9 bl 8004668 <HAL_GPIO_WritePin>
  6543. HAL_GPIO_WritePin(SENSOR_EN3_GPIO_Port,SENSOR_EN3_Pin,GPIO_PIN_SET);
  6544. 8006af6: 2201 movs r2, #1
  6545. 8006af8: f44f 4100 mov.w r1, #32768 ; 0x8000
  6546. 8006afc: 483c ldr r0, [pc, #240] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6547. 8006afe: f7fd fdb3 bl 8004668 <HAL_GPIO_WritePin>
  6548. HAL_GPIO_WritePin(SENSOR_EN4_GPIO_Port,SENSOR_EN4_Pin,GPIO_PIN_SET);
  6549. 8006b02: 2201 movs r2, #1
  6550. 8006b04: 2140 movs r1, #64 ; 0x40
  6551. 8006b06: 483b ldr r0, [pc, #236] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6552. 8006b08: f7fd fdae bl 8004668 <HAL_GPIO_WritePin>
  6553. HAL_GPIO_WritePin(SENSOR_EN5_GPIO_Port,SENSOR_EN5_Pin,GPIO_PIN_SET);
  6554. 8006b0c: 2201 movs r2, #1
  6555. 8006b0e: e7a4 b.n 8006a5a <RGB_Sensor_PowerOnOff+0x62>
  6556. HAL_GPIO_WritePin(SENSOR_EN1_GPIO_Port,SENSOR_EN1_Pin,GPIO_PIN_SET);
  6557. 8006b10: 2201 movs r2, #1
  6558. 8006b12: f44f 5100 mov.w r1, #8192 ; 0x2000
  6559. 8006b16: 4836 ldr r0, [pc, #216] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6560. 8006b18: f7fd fda6 bl 8004668 <HAL_GPIO_WritePin>
  6561. HAL_GPIO_WritePin(SENSOR_EN2_GPIO_Port,SENSOR_EN2_Pin,GPIO_PIN_SET);
  6562. 8006b1c: 2201 movs r2, #1
  6563. 8006b1e: f44f 4180 mov.w r1, #16384 ; 0x4000
  6564. 8006b22: 4833 ldr r0, [pc, #204] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6565. 8006b24: f7fd fda0 bl 8004668 <HAL_GPIO_WritePin>
  6566. HAL_GPIO_WritePin(SENSOR_EN3_GPIO_Port,SENSOR_EN3_Pin,GPIO_PIN_SET);
  6567. 8006b28: 2201 movs r2, #1
  6568. 8006b2a: f44f 4100 mov.w r1, #32768 ; 0x8000
  6569. 8006b2e: 4830 ldr r0, [pc, #192] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6570. 8006b30: f7fd fd9a bl 8004668 <HAL_GPIO_WritePin>
  6571. HAL_GPIO_WritePin(SENSOR_EN4_GPIO_Port,SENSOR_EN4_Pin,GPIO_PIN_SET);
  6572. 8006b34: 2201 movs r2, #1
  6573. 8006b36: 2140 movs r1, #64 ; 0x40
  6574. 8006b38: 482e ldr r0, [pc, #184] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6575. 8006b3a: f7fd fd95 bl 8004668 <HAL_GPIO_WritePin>
  6576. HAL_GPIO_WritePin(SENSOR_EN5_GPIO_Port,SENSOR_EN5_Pin,GPIO_PIN_SET);
  6577. 8006b3e: 2201 movs r2, #1
  6578. 8006b40: 2180 movs r1, #128 ; 0x80
  6579. 8006b42: 482c ldr r0, [pc, #176] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6580. 8006b44: f7fd fd90 bl 8004668 <HAL_GPIO_WritePin>
  6581. HAL_GPIO_WritePin(SENSOR_EN6_GPIO_Port,SENSOR_EN6_Pin,GPIO_PIN_SET);
  6582. 8006b48: 2201 movs r2, #1
  6583. 8006b4a: e78b b.n 8006a64 <RGB_Sensor_PowerOnOff+0x6c>
  6584. HAL_GPIO_WritePin(SENSOR_EN1_GPIO_Port,SENSOR_EN1_Pin,GPIO_PIN_SET);
  6585. 8006b4c: 2201 movs r2, #1
  6586. 8006b4e: f44f 5100 mov.w r1, #8192 ; 0x2000
  6587. 8006b52: 4827 ldr r0, [pc, #156] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6588. 8006b54: f7fd fd88 bl 8004668 <HAL_GPIO_WritePin>
  6589. HAL_GPIO_WritePin(SENSOR_EN2_GPIO_Port,SENSOR_EN2_Pin,GPIO_PIN_SET);
  6590. 8006b58: 2201 movs r2, #1
  6591. 8006b5a: f44f 4180 mov.w r1, #16384 ; 0x4000
  6592. 8006b5e: 4824 ldr r0, [pc, #144] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6593. 8006b60: f7fd fd82 bl 8004668 <HAL_GPIO_WritePin>
  6594. HAL_GPIO_WritePin(SENSOR_EN3_GPIO_Port,SENSOR_EN3_Pin,GPIO_PIN_SET);
  6595. 8006b64: 2201 movs r2, #1
  6596. 8006b66: f44f 4100 mov.w r1, #32768 ; 0x8000
  6597. 8006b6a: 4821 ldr r0, [pc, #132] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6598. 8006b6c: f7fd fd7c bl 8004668 <HAL_GPIO_WritePin>
  6599. HAL_GPIO_WritePin(SENSOR_EN4_GPIO_Port,SENSOR_EN4_Pin,GPIO_PIN_SET);
  6600. 8006b70: 2201 movs r2, #1
  6601. 8006b72: 2140 movs r1, #64 ; 0x40
  6602. 8006b74: 481f ldr r0, [pc, #124] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6603. 8006b76: f7fd fd77 bl 8004668 <HAL_GPIO_WritePin>
  6604. HAL_GPIO_WritePin(SENSOR_EN5_GPIO_Port,SENSOR_EN5_Pin,GPIO_PIN_SET);
  6605. 8006b7a: 2201 movs r2, #1
  6606. 8006b7c: 2180 movs r1, #128 ; 0x80
  6607. 8006b7e: 481d ldr r0, [pc, #116] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6608. 8006b80: f7fd fd72 bl 8004668 <HAL_GPIO_WritePin>
  6609. HAL_GPIO_WritePin(SENSOR_EN6_GPIO_Port,SENSOR_EN6_Pin,GPIO_PIN_SET);
  6610. 8006b84: 2201 movs r2, #1
  6611. 8006b86: f44f 7180 mov.w r1, #256 ; 0x100
  6612. 8006b8a: 481a ldr r0, [pc, #104] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6613. 8006b8c: f7fd fd6c bl 8004668 <HAL_GPIO_WritePin>
  6614. HAL_GPIO_WritePin(SENSOR_EN7_GPIO_Port,SENSOR_EN7_Pin,GPIO_PIN_SET);
  6615. 8006b90: 2201 movs r2, #1
  6616. 8006b92: e76d b.n 8006a70 <RGB_Sensor_PowerOnOff+0x78>
  6617. HAL_GPIO_WritePin(SENSOR_EN1_GPIO_Port,SENSOR_EN1_Pin,GPIO_PIN_SET);
  6618. 8006b94: 2201 movs r2, #1
  6619. 8006b96: f44f 5100 mov.w r1, #8192 ; 0x2000
  6620. 8006b9a: 4815 ldr r0, [pc, #84] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6621. 8006b9c: f7fd fd64 bl 8004668 <HAL_GPIO_WritePin>
  6622. HAL_GPIO_WritePin(SENSOR_EN2_GPIO_Port,SENSOR_EN2_Pin,GPIO_PIN_SET);
  6623. 8006ba0: 2201 movs r2, #1
  6624. 8006ba2: f44f 4180 mov.w r1, #16384 ; 0x4000
  6625. 8006ba6: 4812 ldr r0, [pc, #72] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6626. 8006ba8: f7fd fd5e bl 8004668 <HAL_GPIO_WritePin>
  6627. HAL_GPIO_WritePin(SENSOR_EN3_GPIO_Port,SENSOR_EN3_Pin,GPIO_PIN_SET);
  6628. 8006bac: 2201 movs r2, #1
  6629. 8006bae: f44f 4100 mov.w r1, #32768 ; 0x8000
  6630. 8006bb2: 480f ldr r0, [pc, #60] ; (8006bf0 <RGB_Sensor_PowerOnOff+0x1f8>)
  6631. 8006bb4: f7fd fd58 bl 8004668 <HAL_GPIO_WritePin>
  6632. HAL_GPIO_WritePin(SENSOR_EN4_GPIO_Port,SENSOR_EN4_Pin,GPIO_PIN_SET);
  6633. 8006bb8: 2201 movs r2, #1
  6634. 8006bba: 2140 movs r1, #64 ; 0x40
  6635. 8006bbc: 480d ldr r0, [pc, #52] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6636. 8006bbe: f7fd fd53 bl 8004668 <HAL_GPIO_WritePin>
  6637. HAL_GPIO_WritePin(SENSOR_EN5_GPIO_Port,SENSOR_EN5_Pin,GPIO_PIN_SET);
  6638. 8006bc2: 2201 movs r2, #1
  6639. 8006bc4: 2180 movs r1, #128 ; 0x80
  6640. 8006bc6: 480b ldr r0, [pc, #44] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6641. 8006bc8: f7fd fd4e bl 8004668 <HAL_GPIO_WritePin>
  6642. HAL_GPIO_WritePin(SENSOR_EN6_GPIO_Port,SENSOR_EN6_Pin,GPIO_PIN_SET);
  6643. 8006bcc: 2201 movs r2, #1
  6644. 8006bce: f44f 7180 mov.w r1, #256 ; 0x100
  6645. 8006bd2: 4808 ldr r0, [pc, #32] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6646. 8006bd4: f7fd fd48 bl 8004668 <HAL_GPIO_WritePin>
  6647. HAL_GPIO_WritePin(SENSOR_EN7_GPIO_Port,SENSOR_EN7_Pin,GPIO_PIN_SET);
  6648. 8006bd8: 2201 movs r2, #1
  6649. 8006bda: f44f 7100 mov.w r1, #512 ; 0x200
  6650. 8006bde: 4805 ldr r0, [pc, #20] ; (8006bf4 <RGB_Sensor_PowerOnOff+0x1fc>)
  6651. 8006be0: f7fd fd42 bl 8004668 <HAL_GPIO_WritePin>
  6652. HAL_GPIO_WritePin(SENSOR_EN8_GPIO_Port,SENSOR_EN8_Pin,GPIO_PIN_SET);
  6653. 8006be4: 2201 movs r2, #1
  6654. 8006be6: e749 b.n 8006a7c <RGB_Sensor_PowerOnOff+0x84>
  6655. 8006be8: bd10 pop {r4, pc}
  6656. 8006bea: bf00 nop
  6657. 8006bec: 080086f3 .word 0x080086f3
  6658. 8006bf0: 40010c00 .word 0x40010c00
  6659. 8006bf4: 40011000 .word 0x40011000
  6660. 8006bf8: 40010800 .word 0x40010800
  6661. 08006bfc <Flash_InitRead>:
  6662. HAL_FLASH_Lock(); // lock 잠그기
  6663. __HAL_RCC_TIM7_CLK_ENABLE(); // 매인타이머를 재시작합니다
  6664. }
  6665. void Flash_InitRead(void) // 쓰기함수
  6666. {
  6667. 8006bfc: b530 push {r4, r5, lr}
  6668. 8006bfe: 480a ldr r0, [pc, #40] ; (8006c28 <Flash_InitRead+0x2c>)
  6669. 8006c00: 490a ldr r1, [pc, #40] ; (8006c2c <Flash_InitRead+0x30>)
  6670. 8006c02: 4a0b ldr r2, [pc, #44] ; (8006c30 <Flash_InitRead+0x34>)
  6671. 8006c04: 4b0b ldr r3, [pc, #44] ; (8006c34 <Flash_InitRead+0x38>)
  6672. uint32_t Address = 0;
  6673. Address = StartAddr;
  6674. for(uint8_t i = 1; i <= 8; i++ ){
  6675. 8006c06: 4c0c ldr r4, [pc, #48] ; (8006c38 <Flash_InitRead+0x3c>)
  6676. RGB_SensorRedLimit_Buf[i] = (*(uint16_t*)Address);
  6677. 8006c08: f833 5c06 ldrh.w r5, [r3, #-6]
  6678. 8006c0c: 3306 adds r3, #6
  6679. 8006c0e: f820 5f02 strh.w r5, [r0, #2]!
  6680. // printf("%08x : %04X \n",Address ,*(uint16_t*)Address);
  6681. Address += 2;
  6682. RGB_SensorGreenLimit_Buf[i] = (*(uint16_t*)Address);
  6683. 8006c12: f833 5c0a ldrh.w r5, [r3, #-10]
  6684. 8006c16: f821 5f02 strh.w r5, [r1, #2]!
  6685. // printf("%08x : %04X \n",Address ,*(uint16_t*)Address);
  6686. Address += 2;
  6687. RGB_SensorBlueLimit_Buf[i] = (*(uint16_t*)Address);
  6688. 8006c1a: f833 5c08 ldrh.w r5, [r3, #-8]
  6689. for(uint8_t i = 1; i <= 8; i++ ){
  6690. 8006c1e: 42a3 cmp r3, r4
  6691. RGB_SensorBlueLimit_Buf[i] = (*(uint16_t*)Address);
  6692. 8006c20: f822 5f02 strh.w r5, [r2, #2]!
  6693. for(uint8_t i = 1; i <= 8; i++ ){
  6694. 8006c24: d1f0 bne.n 8006c08 <Flash_InitRead+0xc>
  6695. // printf("%08x : %04X \n",Address ,*(uint16_t*)Address);
  6696. Address += 2;
  6697. }
  6698. }
  6699. 8006c26: bd30 pop {r4, r5, pc}
  6700. 8006c28: 200002e0 .word 0x200002e0
  6701. 8006c2c: 200002ce .word 0x200002ce
  6702. 8006c30: 200002bc .word 0x200002bc
  6703. 8006c34: 08030006 .word 0x08030006
  6704. 8006c38: 08030036 .word 0x08030036
  6705. 08006c3c <SystemClock_Config>:
  6706. /**
  6707. * @brief System Clock Configuration
  6708. * @retval None
  6709. */
  6710. void SystemClock_Config(void)
  6711. {
  6712. 8006c3c: b510 push {r4, lr}
  6713. 8006c3e: b090 sub sp, #64 ; 0x40
  6714. RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  6715. 8006c40: 2228 movs r2, #40 ; 0x28
  6716. 8006c42: 2100 movs r1, #0
  6717. 8006c44: a806 add r0, sp, #24
  6718. 8006c46: f000 fc20 bl 800748a <memset>
  6719. RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  6720. 8006c4a: 2100 movs r1, #0
  6721. 8006c4c: 2214 movs r2, #20
  6722. 8006c4e: a801 add r0, sp, #4
  6723. 8006c50: f000 fc1b bl 800748a <memset>
  6724. */
  6725. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  6726. RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  6727. RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  6728. RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  6729. RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  6730. 8006c54: 2402 movs r4, #2
  6731. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  6732. 8006c56: 2201 movs r2, #1
  6733. RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  6734. 8006c58: f44f 3380 mov.w r3, #65536 ; 0x10000
  6735. RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  6736. RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
  6737. if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  6738. 8006c5c: a806 add r0, sp, #24
  6739. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  6740. 8006c5e: 9206 str r2, [sp, #24]
  6741. RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  6742. 8006c60: 9307 str r3, [sp, #28]
  6743. RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  6744. 8006c62: 920a str r2, [sp, #40] ; 0x28
  6745. RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  6746. 8006c64: 930e str r3, [sp, #56] ; 0x38
  6747. RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  6748. 8006c66: 940d str r4, [sp, #52] ; 0x34
  6749. if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  6750. 8006c68: f7fe f906 bl 8004e78 <HAL_RCC_OscConfig>
  6751. {
  6752. Error_Handler();
  6753. }
  6754. /**Initializes the CPU, AHB and APB busses clocks
  6755. */
  6756. RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  6757. 8006c6c: 230f movs r3, #15
  6758. |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  6759. RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  6760. RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  6761. 8006c6e: 2100 movs r1, #0
  6762. RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  6763. 8006c70: 9301 str r3, [sp, #4]
  6764. RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  6765. 8006c72: f44f 6380 mov.w r3, #1024 ; 0x400
  6766. RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  6767. if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  6768. 8006c76: a801 add r0, sp, #4
  6769. RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  6770. 8006c78: 9402 str r4, [sp, #8]
  6771. RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  6772. 8006c7a: 9103 str r1, [sp, #12]
  6773. RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  6774. 8006c7c: 9304 str r3, [sp, #16]
  6775. RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  6776. 8006c7e: 9105 str r1, [sp, #20]
  6777. if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  6778. 8006c80: f7fe fac2 bl 8005208 <HAL_RCC_ClockConfig>
  6779. {
  6780. Error_Handler();
  6781. }
  6782. }
  6783. 8006c84: b010 add sp, #64 ; 0x40
  6784. 8006c86: bd10 pop {r4, pc}
  6785. 08006c88 <main>:
  6786. {
  6787. 8006c88: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  6788. uint8_t StatusRequest_data[RGB_SensorDataRequest_Length] = {0xbe,RGB_Status_Data_Request,RGB_SensorDataRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&StatusRequest_data[bluecell_type],StatusRequest_data[bluecell_length]),0xeb};
  6789. 8006c8c: 2604 movs r6, #4
  6790. 8006c8e: 2501 movs r5, #1
  6791. 8006c90: f04f 08be mov.w r8, #190 ; 0xbe
  6792. 8006c94: 4fbd ldr r7, [pc, #756] ; (8006f8c <main+0x304>)
  6793. {
  6794. 8006c96: b093 sub sp, #76 ; 0x4c
  6795. uint8_t StatusRequest_data[RGB_SensorDataRequest_Length] = {0xbe,RGB_Status_Data_Request,RGB_SensorDataRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&StatusRequest_data[bluecell_type],StatusRequest_data[bluecell_length]),0xeb};
  6796. 8006c98: 783b ldrb r3, [r7, #0]
  6797. 8006c9a: 4631 mov r1, r6
  6798. 8006c9c: f88d 302b strb.w r3, [sp, #43] ; 0x2b
  6799. 8006ca0: 4bbb ldr r3, [pc, #748] ; (8006f90 <main+0x308>)
  6800. 8006ca2: f10d 0029 add.w r0, sp, #41 ; 0x29
  6801. 8006ca6: 781b ldrb r3, [r3, #0]
  6802. 8006ca8: f88d 8028 strb.w r8, [sp, #40] ; 0x28
  6803. 8006cac: f88d 5029 strb.w r5, [sp, #41] ; 0x29
  6804. 8006cb0: f88d 602a strb.w r6, [sp, #42] ; 0x2a
  6805. 8006cb4: f88d 302c strb.w r3, [sp, #44] ; 0x2c
  6806. 8006cb8: f000 fa4e bl 8007158 <STH30_CreateCrc>
  6807. uint8_t IDAutoSetRequest_data[RGB_SensorIDAutoSetRequest_Length] = {0xbe,RGB_SensorID_SET,RGB_SensorIDAutoSetRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&IDAutoSetRequest_data[bluecell_type],IDAutoSetRequest_data[bluecell_length]),0xeb};
  6808. 8006cbc: f04f 0303 mov.w r3, #3
  6809. uint8_t StatusRequest_data[RGB_SensorDataRequest_Length] = {0xbe,RGB_Status_Data_Request,RGB_SensorDataRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&StatusRequest_data[bluecell_type],StatusRequest_data[bluecell_length]),0xeb};
  6810. 8006cc0: 24eb movs r4, #235 ; 0xeb
  6811. uint8_t IDAutoSetRequest_data[RGB_SensorIDAutoSetRequest_Length] = {0xbe,RGB_SensorID_SET,RGB_SensorIDAutoSetRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&IDAutoSetRequest_data[bluecell_type],IDAutoSetRequest_data[bluecell_length]),0xeb};
  6812. 8006cc2: f88d 3031 strb.w r3, [sp, #49] ; 0x31
  6813. 8006cc6: 783b ldrb r3, [r7, #0]
  6814. 8006cc8: 4631 mov r1, r6
  6815. 8006cca: f88d 3033 strb.w r3, [sp, #51] ; 0x33
  6816. 8006cce: 4bb0 ldr r3, [pc, #704] ; (8006f90 <main+0x308>)
  6817. uint8_t StatusRequest_data[RGB_SensorDataRequest_Length] = {0xbe,RGB_Status_Data_Request,RGB_SensorDataRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&StatusRequest_data[bluecell_type],StatusRequest_data[bluecell_length]),0xeb};
  6818. 8006cd0: f88d 002d strb.w r0, [sp, #45] ; 0x2d
  6819. uint8_t IDAutoSetRequest_data[RGB_SensorIDAutoSetRequest_Length] = {0xbe,RGB_SensorID_SET,RGB_SensorIDAutoSetRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&IDAutoSetRequest_data[bluecell_type],IDAutoSetRequest_data[bluecell_length]),0xeb};
  6820. 8006cd4: 781b ldrb r3, [r3, #0]
  6821. 8006cd6: f10d 0031 add.w r0, sp, #49 ; 0x31
  6822. 8006cda: f88d 3034 strb.w r3, [sp, #52] ; 0x34
  6823. uint8_t StatusRequest_data[RGB_SensorDataRequest_Length] = {0xbe,RGB_Status_Data_Request,RGB_SensorDataRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&StatusRequest_data[bluecell_type],StatusRequest_data[bluecell_length]),0xeb};
  6824. 8006cde: f88d 402e strb.w r4, [sp, #46] ; 0x2e
  6825. uint8_t IDAutoSetRequest_data[RGB_SensorIDAutoSetRequest_Length] = {0xbe,RGB_SensorID_SET,RGB_SensorIDAutoSetRequest_Length - 3,MyControllerID,SensorID,STH30_CreateCrc(&IDAutoSetRequest_data[bluecell_type],IDAutoSetRequest_data[bluecell_length]),0xeb};
  6826. 8006ce2: f88d 8030 strb.w r8, [sp, #48] ; 0x30
  6827. 8006ce6: f88d 6032 strb.w r6, [sp, #50] ; 0x32
  6828. 8006cea: f000 fa35 bl 8007158 <STH30_CreateCrc>
  6829. 8006cee: f88d 4036 strb.w r4, [sp, #54] ; 0x36
  6830. 8006cf2: f88d 0035 strb.w r0, [sp, #53] ; 0x35
  6831. HAL_Init();
  6832. 8006cf6: f7fd fab9 bl 800426c <HAL_Init>
  6833. SystemClock_Config();
  6834. 8006cfa: f7ff ff9f bl 8006c3c <SystemClock_Config>
  6835. * @param None
  6836. * @retval None
  6837. */
  6838. static void MX_GPIO_Init(void)
  6839. {
  6840. GPIO_InitTypeDef GPIO_InitStruct = {0};
  6841. 8006cfe: 2310 movs r3, #16
  6842. 8006d00: 2100 movs r1, #0
  6843. 8006d02: 461a mov r2, r3
  6844. 8006d04: a80e add r0, sp, #56 ; 0x38
  6845. 8006d06: 9303 str r3, [sp, #12]
  6846. 8006d08: f000 fbbf bl 800748a <memset>
  6847. /* GPIO Ports Clock Enable */
  6848. __HAL_RCC_GPIOC_CLK_ENABLE();
  6849. 8006d0c: 4aa1 ldr r2, [pc, #644] ; (8006f94 <main+0x30c>)
  6850. HAL_GPIO_WritePin(GPIOC, BOOT_LED_Pin|SX1276_DIO4_Pin|SX1276_DIO5_Pin|SENSOR_EN4_Pin
  6851. |SENSOR_EN5_Pin|SENSOR_EN6_Pin|SENSOR_EN7_Pin|LED_CH1_Pin
  6852. |LED_CH2_Pin|LED_CH3_Pin, GPIO_PIN_RESET);
  6853. /*Configure GPIO pin Output Level */
  6854. HAL_GPIO_WritePin(GPIOA, SX1276_DIO0_Pin|SX1276_DIO1_Pin|SX1276_DIO2_Pin|SX1276_DIO3_Pin
  6855. 8006d0e: f8df b300 ldr.w fp, [pc, #768] ; 8007010 <main+0x388>
  6856. __HAL_RCC_GPIOC_CLK_ENABLE();
  6857. 8006d12: 6991 ldr r1, [r2, #24]
  6858. |SENSOR_EN8_Pin|SX1276_NSS_Pin, GPIO_PIN_RESET);
  6859. /*Configure GPIO pin Output Level */
  6860. HAL_GPIO_WritePin(GPIOB, SX1276_RESET_Pin|LED_ALARM_Pin|SENSOR_EN1_Pin|SENSOR_EN2_Pin
  6861. 8006d14: f8df a2fc ldr.w sl, [pc, #764] ; 8007014 <main+0x38c>
  6862. __HAL_RCC_GPIOC_CLK_ENABLE();
  6863. 8006d18: f041 0110 orr.w r1, r1, #16
  6864. 8006d1c: 6191 str r1, [r2, #24]
  6865. 8006d1e: 6991 ldr r1, [r2, #24]
  6866. HAL_GPIO_WritePin(GPIOC, BOOT_LED_Pin|SX1276_DIO4_Pin|SX1276_DIO5_Pin|SENSOR_EN4_Pin
  6867. 8006d20: 489d ldr r0, [pc, #628] ; (8006f98 <main+0x310>)
  6868. __HAL_RCC_GPIOC_CLK_ENABLE();
  6869. 8006d22: f001 0110 and.w r1, r1, #16
  6870. 8006d26: 9106 str r1, [sp, #24]
  6871. 8006d28: 9906 ldr r1, [sp, #24]
  6872. __HAL_RCC_GPIOD_CLK_ENABLE();
  6873. 8006d2a: 6991 ldr r1, [r2, #24]
  6874. LED_CH2_Pin LED_CH3_Pin */
  6875. GPIO_InitStruct.Pin = BOOT_LED_Pin|SX1276_DIO4_Pin|SX1276_DIO5_Pin|SENSOR_EN4_Pin
  6876. |SENSOR_EN5_Pin|SENSOR_EN6_Pin|SENSOR_EN7_Pin|LED_CH1_Pin
  6877. |LED_CH2_Pin|LED_CH3_Pin;
  6878. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  6879. GPIO_InitStruct.Pull = GPIO_NOPULL;
  6880. 8006d2c: 2400 movs r4, #0
  6881. __HAL_RCC_GPIOD_CLK_ENABLE();
  6882. 8006d2e: f041 0120 orr.w r1, r1, #32
  6883. 8006d32: 6191 str r1, [r2, #24]
  6884. 8006d34: 6991 ldr r1, [r2, #24]
  6885. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  6886. 8006d36: f04f 0902 mov.w r9, #2
  6887. __HAL_RCC_GPIOD_CLK_ENABLE();
  6888. 8006d3a: f001 0120 and.w r1, r1, #32
  6889. 8006d3e: 9107 str r1, [sp, #28]
  6890. 8006d40: 9907 ldr r1, [sp, #28]
  6891. __HAL_RCC_GPIOA_CLK_ENABLE();
  6892. 8006d42: 6991 ldr r1, [r2, #24]
  6893. htim6.Instance = TIM6;
  6894. 8006d44: f8df 82d0 ldr.w r8, [pc, #720] ; 8007018 <main+0x390>
  6895. __HAL_RCC_GPIOA_CLK_ENABLE();
  6896. 8006d48: 4331 orrs r1, r6
  6897. 8006d4a: 6191 str r1, [r2, #24]
  6898. 8006d4c: 6991 ldr r1, [r2, #24]
  6899. huart1.Instance = USART1;
  6900. 8006d4e: 4f93 ldr r7, [pc, #588] ; (8006f9c <main+0x314>)
  6901. __HAL_RCC_GPIOA_CLK_ENABLE();
  6902. 8006d50: 4031 ands r1, r6
  6903. 8006d52: 9108 str r1, [sp, #32]
  6904. 8006d54: 9908 ldr r1, [sp, #32]
  6905. __HAL_RCC_GPIOB_CLK_ENABLE();
  6906. 8006d56: 6991 ldr r1, [r2, #24]
  6907. 8006d58: f041 0108 orr.w r1, r1, #8
  6908. 8006d5c: 6191 str r1, [r2, #24]
  6909. 8006d5e: 6992 ldr r2, [r2, #24]
  6910. HAL_GPIO_WritePin(GPIOC, BOOT_LED_Pin|SX1276_DIO4_Pin|SX1276_DIO5_Pin|SENSOR_EN4_Pin
  6911. 8006d60: f649 71f0 movw r1, #40944 ; 0x9ff0
  6912. __HAL_RCC_GPIOB_CLK_ENABLE();
  6913. 8006d64: f002 0208 and.w r2, r2, #8
  6914. 8006d68: 9209 str r2, [sp, #36] ; 0x24
  6915. 8006d6a: 9a09 ldr r2, [sp, #36] ; 0x24
  6916. HAL_GPIO_WritePin(GPIOC, BOOT_LED_Pin|SX1276_DIO4_Pin|SX1276_DIO5_Pin|SENSOR_EN4_Pin
  6917. 8006d6c: 2200 movs r2, #0
  6918. 8006d6e: f7fd fc7b bl 8004668 <HAL_GPIO_WritePin>
  6919. HAL_GPIO_WritePin(GPIOA, SX1276_DIO0_Pin|SX1276_DIO1_Pin|SX1276_DIO2_Pin|SX1276_DIO3_Pin
  6920. 8006d72: 2200 movs r2, #0
  6921. 8006d74: f248 11f0 movw r1, #33264 ; 0x81f0
  6922. 8006d78: 4658 mov r0, fp
  6923. 8006d7a: f7fd fc75 bl 8004668 <HAL_GPIO_WritePin>
  6924. HAL_GPIO_WritePin(GPIOB, SX1276_RESET_Pin|LED_ALARM_Pin|SENSOR_EN1_Pin|SENSOR_EN2_Pin
  6925. 8006d7e: 4650 mov r0, sl
  6926. 8006d80: 2200 movs r2, #0
  6927. 8006d82: f24f 31e9 movw r1, #62441 ; 0xf3e9
  6928. 8006d86: f7fd fc6f bl 8004668 <HAL_GPIO_WritePin>
  6929. HAL_GPIO_WritePin(LED_CH4_GPIO_Port, LED_CH4_Pin, GPIO_PIN_RESET);
  6930. 8006d8a: 4631 mov r1, r6
  6931. 8006d8c: 2200 movs r2, #0
  6932. 8006d8e: 4884 ldr r0, [pc, #528] ; (8006fa0 <main+0x318>)
  6933. 8006d90: f7fd fc6a bl 8004668 <HAL_GPIO_WritePin>
  6934. GPIO_InitStruct.Pin = BOOT_LED_Pin|SX1276_DIO4_Pin|SX1276_DIO5_Pin|SENSOR_EN4_Pin
  6935. 8006d94: f649 72f0 movw r2, #40944 ; 0x9ff0
  6936. HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  6937. 8006d98: a90e add r1, sp, #56 ; 0x38
  6938. 8006d9a: 487f ldr r0, [pc, #508] ; (8006f98 <main+0x310>)
  6939. GPIO_InitStruct.Pin = BOOT_LED_Pin|SX1276_DIO4_Pin|SX1276_DIO5_Pin|SENSOR_EN4_Pin
  6940. 8006d9c: 920e str r2, [sp, #56] ; 0x38
  6941. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  6942. 8006d9e: 950f str r5, [sp, #60] ; 0x3c
  6943. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  6944. 8006da0: f8cd 9044 str.w r9, [sp, #68] ; 0x44
  6945. GPIO_InitStruct.Pull = GPIO_NOPULL;
  6946. 8006da4: 9410 str r4, [sp, #64] ; 0x40
  6947. HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  6948. 8006da6: f7fd fb6d bl 8004484 <HAL_GPIO_Init>
  6949. /*Configure GPIO pins : SX1276_DIO0_Pin SX1276_DIO1_Pin SX1276_DIO2_Pin SX1276_DIO3_Pin
  6950. SENSOR_EN8_Pin SX1276_NSS_Pin */
  6951. GPIO_InitStruct.Pin = SX1276_DIO0_Pin|SX1276_DIO1_Pin|SX1276_DIO2_Pin|SX1276_DIO3_Pin
  6952. 8006daa: f248 12f0 movw r2, #33264 ; 0x81f0
  6953. |SENSOR_EN8_Pin|SX1276_NSS_Pin;
  6954. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  6955. GPIO_InitStruct.Pull = GPIO_NOPULL;
  6956. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  6957. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  6958. 8006dae: a90e add r1, sp, #56 ; 0x38
  6959. 8006db0: 4658 mov r0, fp
  6960. GPIO_InitStruct.Pin = SX1276_DIO0_Pin|SX1276_DIO1_Pin|SX1276_DIO2_Pin|SX1276_DIO3_Pin
  6961. 8006db2: 920e str r2, [sp, #56] ; 0x38
  6962. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  6963. 8006db4: 950f str r5, [sp, #60] ; 0x3c
  6964. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  6965. 8006db6: f8cd 9044 str.w r9, [sp, #68] ; 0x44
  6966. GPIO_InitStruct.Pull = GPIO_NOPULL;
  6967. 8006dba: 9410 str r4, [sp, #64] ; 0x40
  6968. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  6969. 8006dbc: f7fd fb62 bl 8004484 <HAL_GPIO_Init>
  6970. /*Configure GPIO pins : SX1276_RESET_Pin LED_ALARM_Pin SENSOR_EN1_Pin SENSOR_EN2_Pin
  6971. SENSOR_EN3_Pin SX1276_CLK_Pin SX1276_MOSI_Pin LED_CH5_Pin
  6972. LED_CH6_Pin LED_CH7_Pin LED_CH8_Pin */
  6973. GPIO_InitStruct.Pin = SX1276_RESET_Pin|LED_ALARM_Pin|SENSOR_EN1_Pin|SENSOR_EN2_Pin
  6974. 8006dc0: f24f 32e9 movw r2, #62441 ; 0xf3e9
  6975. |SENSOR_EN3_Pin|SX1276_CLK_Pin|SX1276_MOSI_Pin|LED_CH5_Pin
  6976. |LED_CH6_Pin|LED_CH7_Pin|LED_CH8_Pin;
  6977. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  6978. GPIO_InitStruct.Pull = GPIO_NOPULL;
  6979. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  6980. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  6981. 8006dc4: 4650 mov r0, sl
  6982. 8006dc6: a90e add r1, sp, #56 ; 0x38
  6983. GPIO_InitStruct.Pin = SX1276_RESET_Pin|LED_ALARM_Pin|SENSOR_EN1_Pin|SENSOR_EN2_Pin
  6984. 8006dc8: 920e str r2, [sp, #56] ; 0x38
  6985. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  6986. 8006dca: 950f str r5, [sp, #60] ; 0x3c
  6987. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  6988. 8006dcc: f8cd 9044 str.w r9, [sp, #68] ; 0x44
  6989. GPIO_InitStruct.Pull = GPIO_NOPULL;
  6990. 8006dd0: 9410 str r4, [sp, #64] ; 0x40
  6991. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  6992. 8006dd2: f7fd fb57 bl 8004484 <HAL_GPIO_Init>
  6993. /*Configure GPIO pin : LED_CH4_Pin */
  6994. GPIO_InitStruct.Pin = LED_CH4_Pin;
  6995. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  6996. GPIO_InitStruct.Pull = GPIO_NOPULL;
  6997. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  6998. HAL_GPIO_Init(LED_CH4_GPIO_Port, &GPIO_InitStruct);
  6999. 8006dd6: a90e add r1, sp, #56 ; 0x38
  7000. 8006dd8: 4871 ldr r0, [pc, #452] ; (8006fa0 <main+0x318>)
  7001. GPIO_InitStruct.Pin = LED_CH4_Pin;
  7002. 8006dda: 960e str r6, [sp, #56] ; 0x38
  7003. GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  7004. 8006ddc: 950f str r5, [sp, #60] ; 0x3c
  7005. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  7006. 8006dde: f8cd 9044 str.w r9, [sp, #68] ; 0x44
  7007. GPIO_InitStruct.Pull = GPIO_NOPULL;
  7008. 8006de2: 9410 str r4, [sp, #64] ; 0x40
  7009. HAL_GPIO_Init(LED_CH4_GPIO_Port, &GPIO_InitStruct);
  7010. 8006de4: f7fd fb4e bl 8004484 <HAL_GPIO_Init>
  7011. /*Configure GPIO pin : SX1276_MISO_Pin */
  7012. GPIO_InitStruct.Pin = SX1276_MISO_Pin;
  7013. 8006de8: 9b03 ldr r3, [sp, #12]
  7014. GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  7015. GPIO_InitStruct.Pull = GPIO_NOPULL;
  7016. HAL_GPIO_Init(SX1276_MISO_GPIO_Port, &GPIO_InitStruct);
  7017. 8006dea: a90e add r1, sp, #56 ; 0x38
  7018. 8006dec: 4650 mov r0, sl
  7019. GPIO_InitStruct.Pin = SX1276_MISO_Pin;
  7020. 8006dee: 930e str r3, [sp, #56] ; 0x38
  7021. 8006df0: 9305 str r3, [sp, #20]
  7022. GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  7023. 8006df2: 940f str r4, [sp, #60] ; 0x3c
  7024. GPIO_InitStruct.Pull = GPIO_NOPULL;
  7025. 8006df4: 9410 str r4, [sp, #64] ; 0x40
  7026. HAL_GPIO_Init(SX1276_MISO_GPIO_Port, &GPIO_InitStruct);
  7027. 8006df6: f7fd fb45 bl 8004484 <HAL_GPIO_Init>
  7028. htim6.Init.Prescaler = 1600-1;
  7029. 8006dfa: f240 633f movw r3, #1599 ; 0x63f
  7030. 8006dfe: 4a69 ldr r2, [pc, #420] ; (8006fa4 <main+0x31c>)
  7031. if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  7032. 8006e00: 4640 mov r0, r8
  7033. htim6.Init.Prescaler = 1600-1;
  7034. 8006e02: e888 000c stmia.w r8, {r2, r3}
  7035. htim6.Init.Period = 10-1;
  7036. 8006e06: 2209 movs r2, #9
  7037. htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  7038. 8006e08: f8c8 4008 str.w r4, [r8, #8]
  7039. htim6.Init.Period = 10-1;
  7040. 8006e0c: f8c8 200c str.w r2, [r8, #12]
  7041. htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  7042. 8006e10: f8c8 4018 str.w r4, [r8, #24]
  7043. TIM_MasterConfigTypeDef sMasterConfig = {0};
  7044. 8006e14: 940e str r4, [sp, #56] ; 0x38
  7045. 8006e16: 940f str r4, [sp, #60] ; 0x3c
  7046. if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  7047. 8006e18: f7fe fbc6 bl 80055a8 <HAL_TIM_Base_Init>
  7048. if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  7049. 8006e1c: a90e add r1, sp, #56 ; 0x38
  7050. 8006e1e: 4640 mov r0, r8
  7051. sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  7052. 8006e20: 940e str r4, [sp, #56] ; 0x38
  7053. sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  7054. 8006e22: 940f str r4, [sp, #60] ; 0x3c
  7055. if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  7056. 8006e24: f7fe fbda bl 80055dc <HAL_TIMEx_MasterConfigSynchronization>
  7057. huart1.Instance = USART1;
  7058. 8006e28: 4a5f ldr r2, [pc, #380] ; (8006fa8 <main+0x320>)
  7059. huart1.Init.BaudRate = 115200;
  7060. 8006e2a: f44f 31e1 mov.w r1, #115200 ; 0x1c200
  7061. huart1.Instance = USART1;
  7062. 8006e2e: 603a str r2, [r7, #0]
  7063. huart1.Init.Mode = UART_MODE_TX_RX;
  7064. 8006e30: 220c movs r2, #12
  7065. if (HAL_UART_Init(&huart1) != HAL_OK)
  7066. 8006e32: 4638 mov r0, r7
  7067. huart2.Instance = USART2;
  7068. 8006e34: 4e5d ldr r6, [pc, #372] ; (8006fac <main+0x324>)
  7069. huart1.Init.BaudRate = 115200;
  7070. 8006e36: 6079 str r1, [r7, #4]
  7071. huart1.Init.Mode = UART_MODE_TX_RX;
  7072. 8006e38: 617a str r2, [r7, #20]
  7073. huart1.Init.BaudRate = 115200;
  7074. 8006e3a: 9104 str r1, [sp, #16]
  7075. huart1.Init.WordLength = UART_WORDLENGTH_8B;
  7076. 8006e3c: 60bc str r4, [r7, #8]
  7077. huart1.Init.StopBits = UART_STOPBITS_1;
  7078. 8006e3e: 60fc str r4, [r7, #12]
  7079. huart1.Init.Parity = UART_PARITY_NONE;
  7080. 8006e40: 613c str r4, [r7, #16]
  7081. huart1.Init.Mode = UART_MODE_TX_RX;
  7082. 8006e42: 9203 str r2, [sp, #12]
  7083. huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  7084. 8006e44: 61bc str r4, [r7, #24]
  7085. huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  7086. 8006e46: 61fc str r4, [r7, #28]
  7087. if (HAL_UART_Init(&huart1) != HAL_OK)
  7088. 8006e48: f7fe fcc0 bl 80057cc <HAL_UART_Init>
  7089. huart2.Instance = USART2;
  7090. 8006e4c: 4858 ldr r0, [pc, #352] ; (8006fb0 <main+0x328>)
  7091. huart2.Init.BaudRate = 115200;
  7092. 8006e4e: 9904 ldr r1, [sp, #16]
  7093. huart2.Init.Mode = UART_MODE_TX_RX;
  7094. 8006e50: 9a03 ldr r2, [sp, #12]
  7095. huart2.Instance = USART2;
  7096. 8006e52: 6030 str r0, [r6, #0]
  7097. if (HAL_UART_Init(&huart2) != HAL_OK)
  7098. 8006e54: 4630 mov r0, r6
  7099. huart2.Init.BaudRate = 115200;
  7100. 8006e56: 6071 str r1, [r6, #4]
  7101. huart2.Init.Mode = UART_MODE_TX_RX;
  7102. 8006e58: 6172 str r2, [r6, #20]
  7103. huart2.Init.WordLength = UART_WORDLENGTH_8B;
  7104. 8006e5a: 60b4 str r4, [r6, #8]
  7105. huart2.Init.StopBits = UART_STOPBITS_1;
  7106. 8006e5c: 60f4 str r4, [r6, #12]
  7107. huart2.Init.Parity = UART_PARITY_NONE;
  7108. 8006e5e: 6134 str r4, [r6, #16]
  7109. huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  7110. 8006e60: 61b4 str r4, [r6, #24]
  7111. huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  7112. 8006e62: 61f4 str r4, [r6, #28]
  7113. if (HAL_UART_Init(&huart2) != HAL_OK)
  7114. 8006e64: f7fe fcb2 bl 80057cc <HAL_UART_Init>
  7115. hi2c2.Instance = I2C2;
  7116. 8006e68: 4852 ldr r0, [pc, #328] ; (8006fb4 <main+0x32c>)
  7117. hi2c2.Init.ClockSpeed = 100000;
  7118. 8006e6a: 4953 ldr r1, [pc, #332] ; (8006fb8 <main+0x330>)
  7119. 8006e6c: 4a53 ldr r2, [pc, #332] ; (8006fbc <main+0x334>)
  7120. hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  7121. 8006e6e: 6084 str r4, [r0, #8]
  7122. hi2c2.Init.ClockSpeed = 100000;
  7123. 8006e70: e880 0006 stmia.w r0, {r1, r2}
  7124. hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  7125. 8006e74: f44f 4280 mov.w r2, #16384 ; 0x4000
  7126. hi2c2.Init.OwnAddress1 = 0;
  7127. 8006e78: 60c4 str r4, [r0, #12]
  7128. hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  7129. 8006e7a: 6102 str r2, [r0, #16]
  7130. hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  7131. 8006e7c: 6144 str r4, [r0, #20]
  7132. hi2c2.Init.OwnAddress2 = 0;
  7133. 8006e7e: 6184 str r4, [r0, #24]
  7134. hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  7135. 8006e80: 61c4 str r4, [r0, #28]
  7136. hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  7137. 8006e82: 6204 str r4, [r0, #32]
  7138. if (HAL_I2C_Init(&hi2c2) != HAL_OK)
  7139. 8006e84: f7fd fdc2 bl 8004a0c <HAL_I2C_Init>
  7140. HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
  7141. 8006e88: 4622 mov r2, r4
  7142. 8006e8a: 4621 mov r1, r4
  7143. 8006e8c: 2026 movs r0, #38 ; 0x26
  7144. 8006e8e: f7fd fa35 bl 80042fc <HAL_NVIC_SetPriority>
  7145. HAL_NVIC_EnableIRQ(USART2_IRQn);
  7146. 8006e92: 2026 movs r0, #38 ; 0x26
  7147. 8006e94: f7fd fa66 bl 8004364 <HAL_NVIC_EnableIRQ>
  7148. HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
  7149. 8006e98: 4622 mov r2, r4
  7150. 8006e9a: 4621 mov r1, r4
  7151. 8006e9c: 2025 movs r0, #37 ; 0x25
  7152. 8006e9e: f7fd fa2d bl 80042fc <HAL_NVIC_SetPriority>
  7153. HAL_NVIC_EnableIRQ(USART1_IRQn);
  7154. 8006ea2: 2025 movs r0, #37 ; 0x25
  7155. 8006ea4: f7fd fa5e bl 8004364 <HAL_NVIC_EnableIRQ>
  7156. HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
  7157. 8006ea8: 4622 mov r2, r4
  7158. 8006eaa: 4621 mov r1, r4
  7159. 8006eac: 2036 movs r0, #54 ; 0x36
  7160. 8006eae: f7fd fa25 bl 80042fc <HAL_NVIC_SetPriority>
  7161. HAL_NVIC_EnableIRQ(TIM6_IRQn);
  7162. 8006eb2: 2036 movs r0, #54 ; 0x36
  7163. 8006eb4: f7fd fa56 bl 8004364 <HAL_NVIC_EnableIRQ>
  7164. HAL_TIM_Base_Start_IT(&htim6);
  7165. 8006eb8: 4640 mov r0, r8
  7166. 8006eba: f7fe fa77 bl 80053ac <HAL_TIM_Base_Start_IT>
  7167. HAL_UART_Receive_IT(&huart1, &rx1_data[0],1);
  7168. 8006ebe: 462a mov r2, r5
  7169. 8006ec0: 493f ldr r1, [pc, #252] ; (8006fc0 <main+0x338>)
  7170. 8006ec2: 4638 mov r0, r7
  7171. 8006ec4: f7fe fd0c bl 80058e0 <HAL_UART_Receive_IT>
  7172. HAL_UART_Receive_IT(&huart2, &rx2_data[0],1);
  7173. 8006ec8: 462a mov r2, r5
  7174. 8006eca: 493e ldr r1, [pc, #248] ; (8006fc4 <main+0x33c>)
  7175. 8006ecc: 4630 mov r0, r6
  7176. 8006ece: f7fe fd07 bl 80058e0 <HAL_UART_Receive_IT>
  7177. setbuf(stdout, NULL); // \n 을 적을 떄만
  7178. 8006ed2: 4a3d ldr r2, [pc, #244] ; (8006fc8 <main+0x340>)
  7179. 8006ed4: 4621 mov r1, r4
  7180. 8006ed6: 6812 ldr r2, [r2, #0]
  7181. RGB_SensorIDAutoset = set;
  7182. 8006ed8: 4e3c ldr r6, [pc, #240] ; (8006fcc <main+0x344>)
  7183. setbuf(stdout, NULL); // \n 을 적을 떄만
  7184. 8006eda: 6890 ldr r0, [r2, #8]
  7185. 8006edc: f000 fb6e bl 80075bc <setbuf>
  7186. printf("****************************************\r\n");
  7187. 8006ee0: 483b ldr r0, [pc, #236] ; (8006fd0 <main+0x348>)
  7188. 8006ee2: f000 fb63 bl 80075ac <puts>
  7189. printf("RGB Project\r\n");
  7190. 8006ee6: 483b ldr r0, [pc, #236] ; (8006fd4 <main+0x34c>)
  7191. 8006ee8: f000 fb60 bl 80075ac <puts>
  7192. printf("Build at %s %s\r\n", __DATE__, __TIME__);
  7193. 8006eec: 493a ldr r1, [pc, #232] ; (8006fd8 <main+0x350>)
  7194. 8006eee: 4a3b ldr r2, [pc, #236] ; (8006fdc <main+0x354>)
  7195. 8006ef0: 483b ldr r0, [pc, #236] ; (8006fe0 <main+0x358>)
  7196. 8006ef2: f000 fad3 bl 800749c <iprintf>
  7197. printf("Copyright (c) 2019. BLUECELL\r\n");
  7198. 8006ef6: 483b ldr r0, [pc, #236] ; (8006fe4 <main+0x35c>)
  7199. 8006ef8: f000 fb58 bl 80075ac <puts>
  7200. printf("****************************************\r\n");
  7201. 8006efc: 4834 ldr r0, [pc, #208] ; (8006fd0 <main+0x348>)
  7202. 8006efe: f000 fb55 bl 80075ac <puts>
  7203. RGB_SensorIDAutoset = set;
  7204. 8006f02: 7035 strb r5, [r6, #0]
  7205. Flash_InitRead();
  7206. 8006f04: f7ff fe7a bl 8006bfc <Flash_InitRead>
  7207. RGB_Data_Init();
  7208. 8006f08: f7fe feb8 bl 8005c7c <RGB_Data_Init>
  7209. SX1276_hw.dio0.port = SX1276_DIO0_GPIO_Port;
  7210. 8006f0c: 4a36 ldr r2, [pc, #216] ; (8006fe8 <main+0x360>)
  7211. SX1276_hw.dio0.pin = SX1276_DIO0_Pin;
  7212. 8006f0e: 9b05 ldr r3, [sp, #20]
  7213. SX1276.hw = &SX1276_hw;
  7214. 8006f10: 4f36 ldr r7, [pc, #216] ; (8006fec <main+0x364>)
  7215. SX1276_hw.dio0.pin = SX1276_DIO0_Pin;
  7216. 8006f12: 6093 str r3, [r2, #8]
  7217. SX1276_hw.nss.pin = GPIO_PIN_15;
  7218. 8006f14: f44f 4300 mov.w r3, #32768 ; 0x8000
  7219. printf("Configuring LoRa module\r\n");
  7220. 8006f18: 4835 ldr r0, [pc, #212] ; (8006ff0 <main+0x368>)
  7221. SX1276_hw.reset.pin = SX1276_RESET_Pin;
  7222. 8006f1a: e882 0420 stmia.w r2, {r5, sl}
  7223. SX1276_hw.nss.pin = GPIO_PIN_15;
  7224. 8006f1e: 6113 str r3, [r2, #16]
  7225. SX1276.hw = &SX1276_hw;
  7226. 8006f20: 603a str r2, [r7, #0]
  7227. SX1276_hw.dio0.port = SX1276_DIO0_GPIO_Port;
  7228. 8006f22: f8c2 b00c str.w fp, [r2, #12]
  7229. SX1276_hw.nss.port = GPIOA;
  7230. 8006f26: f8c2 b014 str.w fp, [r2, #20]
  7231. printf("Configuring LoRa module\r\n");
  7232. 8006f2a: f000 fb3f bl 80075ac <puts>
  7233. SX1276_begin(&SX1276, SX1276_917MHZ, SX1276_POWER_17DBM, SX1276_LORA_SF_8,
  7234. 8006f2e: 2003 movs r0, #3
  7235. 8006f30: 230a movs r3, #10
  7236. 8006f32: 462a mov r2, r5
  7237. 8006f34: e88d 0009 stmia.w sp, {r0, r3}
  7238. 8006f38: 4621 mov r1, r4
  7239. 8006f3a: 464b mov r3, r9
  7240. 8006f3c: 4638 mov r0, r7
  7241. 8006f3e: f7ff fc69 bl 8006814 <SX1276_begin>
  7242. printf("Done configuring LoRaModule\r\n");
  7243. 8006f42: 482c ldr r0, [pc, #176] ; (8006ff4 <main+0x36c>)
  7244. 8006f44: f000 fb32 bl 80075ac <puts>
  7245. master = 0;
  7246. 8006f48: 4b2b ldr r3, [pc, #172] ; (8006ff8 <main+0x370>)
  7247. ret = SX1276_LoRaEntryRx(&SX1276, LORA_MAX_DATA_CNT, 2000);
  7248. 8006f4a: 4638 mov r0, r7
  7249. 8006f4c: f44f 62fa mov.w r2, #2000 ; 0x7d0
  7250. 8006f50: 2108 movs r1, #8
  7251. master = 0;
  7252. 8006f52: 601c str r4, [r3, #0]
  7253. ret = SX1276_LoRaEntryRx(&SX1276, LORA_MAX_DATA_CNT, 2000);
  7254. 8006f54: f7ff fb78 bl 8006648 <SX1276_LoRaEntryRx>
  7255. 8006f58: 46b1 mov r9, r6
  7256. 8006f5a: 4d28 ldr r5, [pc, #160] ; (8006ffc <main+0x374>)
  7257. 8006f5c: f8df 8030 ldr.w r8, [pc, #48] ; 8006f90 <main+0x308>
  7258. SX1276_read(&SX1276, &buffer[0], ret);
  7259. 8006f60: 4f27 ldr r7, [pc, #156] ; (8007000 <main+0x378>)
  7260. ret = SX1276_LoRaEntryRx(&SX1276, LORA_MAX_DATA_CNT, 2000);
  7261. 8006f62: 6028 str r0, [r5, #0]
  7262. HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_15);
  7263. 8006f64: f50a 6a80 add.w sl, sl, #1024 ; 0x400
  7264. RGB_Alarm_Operate();//LED ALARM CHECK
  7265. 8006f68: f7ff f834 bl 8005fd4 <RGB_Alarm_Operate>
  7266. return LoraDataSend;
  7267. 8006f6c: 4b25 ldr r3, [pc, #148] ; (8007004 <main+0x37c>)
  7268. if(LoraDataSendGet() == 1){
  7269. 8006f6e: 781a ldrb r2, [r3, #0]
  7270. 8006f70: 2a01 cmp r2, #1
  7271. 8006f72: d16b bne.n 800704c <main+0x3c4>
  7272. LoraDataSend = val;
  7273. 8006f74: 2200 movs r2, #0
  7274. message_length = Lora_Max_Amount + 3;////RGB Data 60byte + stx + etx + crc
  7275. 8006f76: 2108 movs r1, #8
  7276. LoraDataSend = val;
  7277. 8006f78: 701a strb r2, [r3, #0]
  7278. memcpy(&buffer[0],&Lora_Buf[0],LORA_MAX_DATA_CNT);
  7279. 8006f7a: 4a23 ldr r2, [pc, #140] ; (8007008 <main+0x380>)
  7280. message_length = Lora_Max_Amount + 3;////RGB Data 60byte + stx + etx + crc
  7281. 8006f7c: 4e23 ldr r6, [pc, #140] ; (800700c <main+0x384>)
  7282. memcpy(&buffer[0],&Lora_Buf[0],LORA_MAX_DATA_CNT);
  7283. 8006f7e: 6813 ldr r3, [r2, #0]
  7284. ret = SX1276_LoRaEntryTx(&SX1276, message_length, 2000);
  7285. 8006f80: 481a ldr r0, [pc, #104] ; (8006fec <main+0x364>)
  7286. memcpy(&buffer[0],&Lora_Buf[0],LORA_MAX_DATA_CNT);
  7287. 8006f82: 603b str r3, [r7, #0]
  7288. 8006f84: 6853 ldr r3, [r2, #4]
  7289. ret = SX1276_LoRaEntryTx(&SX1276, message_length, 2000);
  7290. 8006f86: f44f 62fa mov.w r2, #2000 ; 0x7d0
  7291. 8006f8a: e047 b.n 800701c <main+0x394>
  7292. 8006f8c: 20000308 .word 0x20000308
  7293. 8006f90: 2000030a .word 0x2000030a
  7294. 8006f94: 40021000 .word 0x40021000
  7295. 8006f98: 40011000 .word 0x40011000
  7296. 8006f9c: 2000040c .word 0x2000040c
  7297. 8006fa0: 40011400 .word 0x40011400
  7298. 8006fa4: 40001000 .word 0x40001000
  7299. 8006fa8: 40013800 .word 0x40013800
  7300. 8006fac: 20000558 .word 0x20000558
  7301. 8006fb0: 40004400 .word 0x40004400
  7302. 8006fb4: 20000390 .word 0x20000390
  7303. 8006fb8: 40005800 .word 0x40005800
  7304. 8006fbc: 000186a0 .word 0x000186a0
  7305. 8006fc0: 20000514 .word 0x20000514
  7306. 8006fc4: 200003e4 .word 0x200003e4
  7307. 8006fc8: 2000000c .word 0x2000000c
  7308. 8006fcc: 20000309 .word 0x20000309
  7309. 8006fd0: 0800873c .word 0x0800873c
  7310. 8006fd4: 08008766 .word 0x08008766
  7311. 8006fd8: 0800877c .word 0x0800877c
  7312. 8006fdc: 08008773 .word 0x08008773
  7313. 8006fe0: 08008788 .word 0x08008788
  7314. 8006fe4: 08008799 .word 0x08008799
  7315. 8006fe8: 200003ec .word 0x200003ec
  7316. 8006fec: 2000059c .word 0x2000059c
  7317. 8006ff0: 080087b7 .word 0x080087b7
  7318. 8006ff4: 080087d0 .word 0x080087d0
  7319. 8006ff8: 200006a8 .word 0x200006a8
  7320. 8006ffc: 20000598 .word 0x20000598
  7321. 8007000: 2000044c .word 0x2000044c
  7322. 8007004: 20000408 .word 0x20000408
  7323. 8007008: 20000095 .word 0x20000095
  7324. 800700c: 20000388 .word 0x20000388
  7325. 8007010: 40010800 .word 0x40010800
  7326. 8007014: 40010c00 .word 0x40010c00
  7327. 8007018: 20000518 .word 0x20000518
  7328. memcpy(&buffer[0],&Lora_Buf[0],LORA_MAX_DATA_CNT);
  7329. 800701c: 607b str r3, [r7, #4]
  7330. message_length = Lora_Max_Amount + 3;////RGB Data 60byte + stx + etx + crc
  7331. 800701e: 6031 str r1, [r6, #0]
  7332. ret = SX1276_LoRaEntryTx(&SX1276, message_length, 2000);
  7333. 8007020: f7ff fb8c bl 800673c <SX1276_LoRaEntryTx>
  7334. ret = SX1276_LoRaTxPacket(&SX1276, &buffer[0], message_length, 2000);
  7335. 8007024: f44f 63fa mov.w r3, #2000 ; 0x7d0
  7336. ret = SX1276_LoRaEntryTx(&SX1276, message_length, 2000);
  7337. 8007028: 6028 str r0, [r5, #0]
  7338. ret = SX1276_LoRaTxPacket(&SX1276, &buffer[0], message_length, 2000);
  7339. 800702a: 7832 ldrb r2, [r6, #0]
  7340. 800702c: 4639 mov r1, r7
  7341. 800702e: 4841 ldr r0, [pc, #260] ; (8007134 <main+0x4ac>)
  7342. 8007030: f7ff fbc4 bl 80067bc <SX1276_LoRaTxPacket>
  7343. 8007034: 6028 str r0, [r5, #0]
  7344. return UartDataisReved;
  7345. 8007036: 4e40 ldr r6, [pc, #256] ; (8007138 <main+0x4b0>)
  7346. 8007038: 7833 ldrb r3, [r6, #0]
  7347. if(uartdatarecv != 0){
  7348. 800703a: b373 cbz r3, 800709a <main+0x412>
  7349. if(uartdatarecv == 1){
  7350. 800703c: 2b01 cmp r3, #1
  7351. 800703e: d128 bne.n 8007092 <main+0x40a>
  7352. Uart_dataCheck(&count_in1);
  7353. 8007040: 483e ldr r0, [pc, #248] ; (800713c <main+0x4b4>)
  7354. Uart_dataCheck(&count_in2);
  7355. 8007042: f7ff fca1 bl 8006988 <Uart_dataCheck>
  7356. UartDataisReved = val;
  7357. 8007046: 2300 movs r3, #0
  7358. 8007048: 7033 strb r3, [r6, #0]
  7359. 800704a: e78d b.n 8006f68 <main+0x2e0>
  7360. HAL_Delay(1);
  7361. 800704c: 2001 movs r0, #1
  7362. 800704e: f7fd f931 bl 80042b4 <HAL_Delay>
  7363. ret = SX1276_LoRaRxPacket(&SX1276);
  7364. 8007052: 4838 ldr r0, [pc, #224] ; (8007134 <main+0x4ac>)
  7365. 8007054: f7ff fb44 bl 80066e0 <SX1276_LoRaRxPacket>
  7366. 8007058: 4602 mov r2, r0
  7367. 800705a: 6028 str r0, [r5, #0]
  7368. if (ret > 0) {
  7369. 800705c: 2800 cmp r0, #0
  7370. 800705e: d0ea beq.n 8007036 <main+0x3ae>
  7371. SX1276_read(&SX1276, &buffer[0], ret);
  7372. 8007060: 4639 mov r1, r7
  7373. 8007062: 4834 ldr r0, [pc, #208] ; (8007134 <main+0x4ac>)
  7374. 8007064: f7ff fbef bl 8006846 <SX1276_read>
  7375. printf("Received Data : ");
  7376. 8007068: 4835 ldr r0, [pc, #212] ; (8007140 <main+0x4b8>)
  7377. 800706a: f000 fa17 bl 800749c <iprintf>
  7378. for(uint8_t i = 0; i < ret; i++)
  7379. 800706e: 2600 movs r6, #0
  7380. printf("%02x ", buffer[i]);
  7381. 8007070: f8df b0e0 ldr.w fp, [pc, #224] ; 8007154 <main+0x4cc>
  7382. for(uint8_t i = 0; i < ret; i++)
  7383. 8007074: 682a ldr r2, [r5, #0]
  7384. 8007076: b2f3 uxtb r3, r6
  7385. 8007078: 4293 cmp r3, r2
  7386. 800707a: f106 0601 add.w r6, r6, #1
  7387. 800707e: db03 blt.n 8007088 <main+0x400>
  7388. printf("\n");
  7389. 8007080: 200a movs r0, #10
  7390. 8007082: f000 fa23 bl 80074cc <putchar>
  7391. 8007086: e7d6 b.n 8007036 <main+0x3ae>
  7392. printf("%02x ", buffer[i]);
  7393. 8007088: 5cf9 ldrb r1, [r7, r3]
  7394. 800708a: 4658 mov r0, fp
  7395. 800708c: f000 fa06 bl 800749c <iprintf>
  7396. 8007090: e7f0 b.n 8007074 <main+0x3ec>
  7397. }else if(uartdatarecv == 2){
  7398. 8007092: 2b02 cmp r3, #2
  7399. 8007094: d1d7 bne.n 8007046 <main+0x3be>
  7400. Uart_dataCheck(&count_in2);
  7401. 8007096: 482b ldr r0, [pc, #172] ; (8007144 <main+0x4bc>)
  7402. 8007098: e7d3 b.n 8007042 <main+0x3ba>
  7403. if(LedTimerCnt > 500){
  7404. 800709a: 4e2b ldr r6, [pc, #172] ; (8007148 <main+0x4c0>)
  7405. 800709c: 6833 ldr r3, [r6, #0]
  7406. 800709e: f5b3 7ffa cmp.w r3, #500 ; 0x1f4
  7407. 80070a2: f67f af61 bls.w 8006f68 <main+0x2e0>
  7408. if(RGB_SensorIDAutoGet() == 1){
  7409. 80070a6: f899 3000 ldrb.w r3, [r9]
  7410. 80070aa: 2b01 cmp r3, #1
  7411. 80070ac: d12e bne.n 800710c <main+0x484>
  7412. if(SensorID == 0){memset(&SensorID_buf[0],0x00,8);SensorID_Cnt = 0;}
  7413. 80070ae: f898 0000 ldrb.w r0, [r8]
  7414. 80070b2: b920 cbnz r0, 80070be <main+0x436>
  7415. 80070b4: 4b25 ldr r3, [pc, #148] ; (800714c <main+0x4c4>)
  7416. 80070b6: 6018 str r0, [r3, #0]
  7417. 80070b8: 6058 str r0, [r3, #4]
  7418. 80070ba: 4b25 ldr r3, [pc, #148] ; (8007150 <main+0x4c8>)
  7419. 80070bc: 7018 strb r0, [r3, #0]
  7420. IDAutoSetRequest_data[bluecell_srcid + 1] = ++SensorID;//DST ID
  7421. 80070be: 3001 adds r0, #1
  7422. 80070c0: b2c0 uxtb r0, r0
  7423. if(IDAutoSetRequest_data[bluecell_srcid + 1] > 8){
  7424. 80070c2: 2808 cmp r0, #8
  7425. IDAutoSetRequest_data[bluecell_srcid + 1] = ++SensorID;//DST ID
  7426. 80070c4: f888 0000 strb.w r0, [r8]
  7427. 80070c8: f88d 0034 strb.w r0, [sp, #52] ; 0x34
  7428. if(IDAutoSetRequest_data[bluecell_srcid + 1] > 8){
  7429. 80070cc: d910 bls.n 80070f0 <main+0x468>
  7430. RGB_SensorIDAutoset = set;
  7431. 80070ce: f04f 0b00 mov.w fp, #0
  7432. RGB_Sensor_PowerOnOff(0);
  7433. 80070d2: 4658 mov r0, fp
  7434. RGB_SensorIDAutoset = set;
  7435. 80070d4: f889 b000 strb.w fp, [r9]
  7436. RGB_Sensor_PowerOnOff(0);
  7437. 80070d8: f7ff fc8e bl 80069f8 <RGB_Sensor_PowerOnOff>
  7438. SensorID = 0;
  7439. 80070dc: f888 b000 strb.w fp, [r8]
  7440. HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_15);
  7441. 80070e0: f44f 4100 mov.w r1, #32768 ; 0x8000
  7442. 80070e4: 4650 mov r0, sl
  7443. 80070e6: f7fd fac4 bl 8004672 <HAL_GPIO_TogglePin>
  7444. LedTimerCnt = 0;
  7445. 80070ea: 2300 movs r3, #0
  7446. 80070ec: 6033 str r3, [r6, #0]
  7447. 80070ee: e73b b.n 8006f68 <main+0x2e0>
  7448. RGB_Sensor_PowerOnOff(IDAutoSetRequest_data[4]);
  7449. 80070f0: f7ff fc82 bl 80069f8 <RGB_Sensor_PowerOnOff>
  7450. HAL_Delay(500);
  7451. 80070f4: f44f 70fa mov.w r0, #500 ; 0x1f4
  7452. 80070f8: f7fd f8dc bl 80042b4 <HAL_Delay>
  7453. RGB_Controller_Func(&IDAutoSetRequest_data[bluecell_stx]);
  7454. 80070fc: a80c add r0, sp, #48 ; 0x30
  7455. 80070fe: f7ff f87b bl 80061f8 <RGB_Controller_Func>
  7456. HAL_Delay(500);
  7457. 8007102: f44f 70fa mov.w r0, #500 ; 0x1f4
  7458. 8007106: f7fd f8d5 bl 80042b4 <HAL_Delay>
  7459. 800710a: e7e9 b.n 80070e0 <main+0x458>
  7460. StatusRequest_data[bluecell_srcid + 1] = SensorID_buf[temp_sensorid++];
  7461. 800710c: 4b0f ldr r3, [pc, #60] ; (800714c <main+0x4c4>)
  7462. 800710e: f104 0b01 add.w fp, r4, #1
  7463. 8007112: 5d1b ldrb r3, [r3, r4]
  7464. 8007114: fa5f fb8b uxtb.w fp, fp
  7465. 8007118: f88d 302c strb.w r3, [sp, #44] ; 0x2c
  7466. if(temp_sensorid > (SensorID_Cnt)){
  7467. 800711c: 4b0c ldr r3, [pc, #48] ; (8007150 <main+0x4c8>)
  7468. RGB_Controller_Func(&StatusRequest_data[bluecell_stx]);
  7469. 800711e: a80a add r0, sp, #40 ; 0x28
  7470. if(temp_sensorid > (SensorID_Cnt)){
  7471. 8007120: 781b ldrb r3, [r3, #0]
  7472. temp_sensorid = 0;
  7473. 8007122: 455b cmp r3, fp
  7474. 8007124: bf38 it cc
  7475. 8007126: f04f 0b00 movcc.w fp, #0
  7476. RGB_Controller_Func(&StatusRequest_data[bluecell_stx]);
  7477. 800712a: f7ff f865 bl 80061f8 <RGB_Controller_Func>
  7478. 800712e: 465c mov r4, fp
  7479. 8007130: e7d6 b.n 80070e0 <main+0x458>
  7480. 8007132: bf00 nop
  7481. 8007134: 2000059c .word 0x2000059c
  7482. 8007138: 2000038c .word 0x2000038c
  7483. 800713c: 20000374 .word 0x20000374
  7484. 8007140: 080087ed .word 0x080087ed
  7485. 8007144: 20000375 .word 0x20000375
  7486. 8007148: 20000304 .word 0x20000304
  7487. 800714c: 200002f3 .word 0x200002f3
  7488. 8007150: 200002f2 .word 0x200002f2
  7489. 8007154: 08008702 .word 0x08008702
  7490. 08007158 <STH30_CreateCrc>:
  7491. 0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8,
  7492. 0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0
  7493. };
  7494. uint8_t STH30_CreateCrc(uint8_t *data, uint8_t nbrOfBytes)
  7495. {
  7496. 8007158: b510 push {r4, lr}
  7497. uint8_t bit; // bit mask
  7498. uint8_t crc = 0xFF; // calculated checksum
  7499. 800715a: 23ff movs r3, #255 ; 0xff
  7500. uint8_t byteCtr; // byte counter
  7501. // calculates 8-Bit checksum with given polynomial
  7502. for(byteCtr = 0; byteCtr < nbrOfBytes; byteCtr++)
  7503. 800715c: 4604 mov r4, r0
  7504. 800715e: 1a22 subs r2, r4, r0
  7505. 8007160: b2d2 uxtb r2, r2
  7506. 8007162: 4291 cmp r1, r2
  7507. 8007164: d801 bhi.n 800716a <STH30_CreateCrc+0x12>
  7508. if(crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
  7509. else crc = (crc << 1);
  7510. }
  7511. }
  7512. return crc;
  7513. }
  7514. 8007166: 4618 mov r0, r3
  7515. 8007168: bd10 pop {r4, pc}
  7516. crc ^= (data[byteCtr]);
  7517. 800716a: f814 2b01 ldrb.w r2, [r4], #1
  7518. 800716e: 4053 eors r3, r2
  7519. 8007170: 2208 movs r2, #8
  7520. if(crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
  7521. 8007172: f013 0f80 tst.w r3, #128 ; 0x80
  7522. 8007176: f102 32ff add.w r2, r2, #4294967295
  7523. 800717a: ea4f 0343 mov.w r3, r3, lsl #1
  7524. 800717e: bf18 it ne
  7525. 8007180: f083 0331 eorne.w r3, r3, #49 ; 0x31
  7526. for(bit = 8; bit > 0; --bit)
  7527. 8007184: f012 02ff ands.w r2, r2, #255 ; 0xff
  7528. else crc = (crc << 1);
  7529. 8007188: b2db uxtb r3, r3
  7530. for(bit = 8; bit > 0; --bit)
  7531. 800718a: d1f2 bne.n 8007172 <STH30_CreateCrc+0x1a>
  7532. 800718c: e7e7 b.n 800715e <STH30_CreateCrc+0x6>
  7533. 0800718e <STH30_CheckCrc>:
  7534. etError STH30_CheckCrc(uint8_t *data, uint8_t nbrOfBytes, uint8_t checksum)
  7535. {
  7536. 800718e: b530 push {r4, r5, lr}
  7537. uint8_t bit; // bit mask
  7538. uint8_t crc = 0xFF; // calculated checksum
  7539. 8007190: 23ff movs r3, #255 ; 0xff
  7540. uint8_t byteCtr; // byte counter
  7541. // calculates 8-Bit checksum with given polynomial
  7542. for(byteCtr = 0; byteCtr < nbrOfBytes; byteCtr++)
  7543. 8007192: 4605 mov r5, r0
  7544. 8007194: 1a2c subs r4, r5, r0
  7545. 8007196: b2e4 uxtb r4, r4
  7546. 8007198: 42a1 cmp r1, r4
  7547. 800719a: d803 bhi.n 80071a4 <STH30_CheckCrc+0x16>
  7548. else crc = (crc << 1);
  7549. }
  7550. }
  7551. if(crc != checksum) return CHECKSUM_ERROR;
  7552. else return NO_ERROR;
  7553. }
  7554. 800719c: 1a9b subs r3, r3, r2
  7555. 800719e: 4258 negs r0, r3
  7556. 80071a0: 4158 adcs r0, r3
  7557. 80071a2: bd30 pop {r4, r5, pc}
  7558. crc ^= (data[byteCtr]);
  7559. 80071a4: f815 4b01 ldrb.w r4, [r5], #1
  7560. 80071a8: 4063 eors r3, r4
  7561. 80071aa: 2408 movs r4, #8
  7562. if(crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
  7563. 80071ac: f013 0f80 tst.w r3, #128 ; 0x80
  7564. 80071b0: f104 34ff add.w r4, r4, #4294967295
  7565. 80071b4: ea4f 0343 mov.w r3, r3, lsl #1
  7566. 80071b8: bf18 it ne
  7567. 80071ba: f083 0331 eorne.w r3, r3, #49 ; 0x31
  7568. for(bit = 8; bit > 0; --bit)
  7569. 80071be: f014 04ff ands.w r4, r4, #255 ; 0xff
  7570. else crc = (crc << 1);
  7571. 80071c2: b2db uxtb r3, r3
  7572. for(bit = 8; bit > 0; --bit)
  7573. 80071c4: d1f2 bne.n 80071ac <STH30_CheckCrc+0x1e>
  7574. 80071c6: e7e5 b.n 8007194 <STH30_CheckCrc+0x6>
  7575. 080071c8 <HAL_MspInit>:
  7576. {
  7577. /* USER CODE BEGIN MspInit 0 */
  7578. /* USER CODE END MspInit 0 */
  7579. __HAL_RCC_AFIO_CLK_ENABLE();
  7580. 80071c8: 4b0e ldr r3, [pc, #56] ; (8007204 <HAL_MspInit+0x3c>)
  7581. {
  7582. 80071ca: b082 sub sp, #8
  7583. __HAL_RCC_AFIO_CLK_ENABLE();
  7584. 80071cc: 699a ldr r2, [r3, #24]
  7585. 80071ce: f042 0201 orr.w r2, r2, #1
  7586. 80071d2: 619a str r2, [r3, #24]
  7587. 80071d4: 699a ldr r2, [r3, #24]
  7588. 80071d6: f002 0201 and.w r2, r2, #1
  7589. 80071da: 9200 str r2, [sp, #0]
  7590. 80071dc: 9a00 ldr r2, [sp, #0]
  7591. __HAL_RCC_PWR_CLK_ENABLE();
  7592. 80071de: 69da ldr r2, [r3, #28]
  7593. 80071e0: f042 5280 orr.w r2, r2, #268435456 ; 0x10000000
  7594. 80071e4: 61da str r2, [r3, #28]
  7595. 80071e6: 69db ldr r3, [r3, #28]
  7596. /* System interrupt init*/
  7597. /**DISABLE: JTAG-DP Disabled and SW-DP Disabled
  7598. */
  7599. __HAL_AFIO_REMAP_SWJ_DISABLE();
  7600. 80071e8: 4a07 ldr r2, [pc, #28] ; (8007208 <HAL_MspInit+0x40>)
  7601. __HAL_RCC_PWR_CLK_ENABLE();
  7602. 80071ea: f003 5380 and.w r3, r3, #268435456 ; 0x10000000
  7603. 80071ee: 9301 str r3, [sp, #4]
  7604. 80071f0: 9b01 ldr r3, [sp, #4]
  7605. __HAL_AFIO_REMAP_SWJ_DISABLE();
  7606. 80071f2: 6853 ldr r3, [r2, #4]
  7607. 80071f4: f023 63e0 bic.w r3, r3, #117440512 ; 0x7000000
  7608. 80071f8: f043 6380 orr.w r3, r3, #67108864 ; 0x4000000
  7609. 80071fc: 6053 str r3, [r2, #4]
  7610. /* USER CODE BEGIN MspInit 1 */
  7611. /* USER CODE END MspInit 1 */
  7612. }
  7613. 80071fe: b002 add sp, #8
  7614. 8007200: 4770 bx lr
  7615. 8007202: bf00 nop
  7616. 8007204: 40021000 .word 0x40021000
  7617. 8007208: 40010000 .word 0x40010000
  7618. 0800720c <HAL_I2C_MspInit>:
  7619. * This function configures the hardware resources used in this example
  7620. * @param hi2c: I2C handle pointer
  7621. * @retval None
  7622. */
  7623. void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  7624. {
  7625. 800720c: b510 push {r4, lr}
  7626. 800720e: 4604 mov r4, r0
  7627. 8007210: b086 sub sp, #24
  7628. GPIO_InitTypeDef GPIO_InitStruct = {0};
  7629. 8007212: 2210 movs r2, #16
  7630. 8007214: 2100 movs r1, #0
  7631. 8007216: a802 add r0, sp, #8
  7632. 8007218: f000 f937 bl 800748a <memset>
  7633. if(hi2c->Instance==I2C2)
  7634. 800721c: 6822 ldr r2, [r4, #0]
  7635. 800721e: 4b11 ldr r3, [pc, #68] ; (8007264 <HAL_I2C_MspInit+0x58>)
  7636. 8007220: 429a cmp r2, r3
  7637. 8007222: d11d bne.n 8007260 <HAL_I2C_MspInit+0x54>
  7638. {
  7639. /* USER CODE BEGIN I2C2_MspInit 0 */
  7640. /* USER CODE END I2C2_MspInit 0 */
  7641. __HAL_RCC_GPIOB_CLK_ENABLE();
  7642. 8007224: 4c10 ldr r4, [pc, #64] ; (8007268 <HAL_I2C_MspInit+0x5c>)
  7643. PB11 ------> I2C2_SDA
  7644. */
  7645. GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
  7646. GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  7647. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  7648. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  7649. 8007226: a902 add r1, sp, #8
  7650. __HAL_RCC_GPIOB_CLK_ENABLE();
  7651. 8007228: 69a3 ldr r3, [r4, #24]
  7652. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  7653. 800722a: 4810 ldr r0, [pc, #64] ; (800726c <HAL_I2C_MspInit+0x60>)
  7654. __HAL_RCC_GPIOB_CLK_ENABLE();
  7655. 800722c: f043 0308 orr.w r3, r3, #8
  7656. 8007230: 61a3 str r3, [r4, #24]
  7657. 8007232: 69a3 ldr r3, [r4, #24]
  7658. 8007234: f003 0308 and.w r3, r3, #8
  7659. 8007238: 9300 str r3, [sp, #0]
  7660. 800723a: 9b00 ldr r3, [sp, #0]
  7661. GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
  7662. 800723c: f44f 6340 mov.w r3, #3072 ; 0xc00
  7663. 8007240: 9302 str r3, [sp, #8]
  7664. GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  7665. 8007242: 2312 movs r3, #18
  7666. 8007244: 9303 str r3, [sp, #12]
  7667. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  7668. 8007246: 2303 movs r3, #3
  7669. 8007248: 9305 str r3, [sp, #20]
  7670. HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  7671. 800724a: f7fd f91b bl 8004484 <HAL_GPIO_Init>
  7672. /* Peripheral clock enable */
  7673. __HAL_RCC_I2C2_CLK_ENABLE();
  7674. 800724e: 69e3 ldr r3, [r4, #28]
  7675. 8007250: f443 0380 orr.w r3, r3, #4194304 ; 0x400000
  7676. 8007254: 61e3 str r3, [r4, #28]
  7677. 8007256: 69e3 ldr r3, [r4, #28]
  7678. 8007258: f403 0380 and.w r3, r3, #4194304 ; 0x400000
  7679. 800725c: 9301 str r3, [sp, #4]
  7680. 800725e: 9b01 ldr r3, [sp, #4]
  7681. /* USER CODE BEGIN I2C2_MspInit 1 */
  7682. /* USER CODE END I2C2_MspInit 1 */
  7683. }
  7684. }
  7685. 8007260: b006 add sp, #24
  7686. 8007262: bd10 pop {r4, pc}
  7687. 8007264: 40005800 .word 0x40005800
  7688. 8007268: 40021000 .word 0x40021000
  7689. 800726c: 40010c00 .word 0x40010c00
  7690. 08007270 <HAL_TIM_Base_MspInit>:
  7691. * @retval None
  7692. */
  7693. void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  7694. {
  7695. if(htim_base->Instance==TIM6)
  7696. 8007270: 6802 ldr r2, [r0, #0]
  7697. 8007272: 4b08 ldr r3, [pc, #32] ; (8007294 <HAL_TIM_Base_MspInit+0x24>)
  7698. {
  7699. 8007274: b082 sub sp, #8
  7700. if(htim_base->Instance==TIM6)
  7701. 8007276: 429a cmp r2, r3
  7702. 8007278: d10a bne.n 8007290 <HAL_TIM_Base_MspInit+0x20>
  7703. {
  7704. /* USER CODE BEGIN TIM6_MspInit 0 */
  7705. /* USER CODE END TIM6_MspInit 0 */
  7706. /* Peripheral clock enable */
  7707. __HAL_RCC_TIM6_CLK_ENABLE();
  7708. 800727a: f503 3300 add.w r3, r3, #131072 ; 0x20000
  7709. 800727e: 69da ldr r2, [r3, #28]
  7710. 8007280: f042 0210 orr.w r2, r2, #16
  7711. 8007284: 61da str r2, [r3, #28]
  7712. 8007286: 69db ldr r3, [r3, #28]
  7713. 8007288: f003 0310 and.w r3, r3, #16
  7714. 800728c: 9301 str r3, [sp, #4]
  7715. 800728e: 9b01 ldr r3, [sp, #4]
  7716. /* USER CODE BEGIN TIM6_MspInit 1 */
  7717. /* USER CODE END TIM6_MspInit 1 */
  7718. }
  7719. }
  7720. 8007290: b002 add sp, #8
  7721. 8007292: 4770 bx lr
  7722. 8007294: 40001000 .word 0x40001000
  7723. 08007298 <HAL_UART_MspInit>:
  7724. * @retval None
  7725. */
  7726. void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  7727. {
  7728. GPIO_InitTypeDef GPIO_InitStruct = {0};
  7729. 8007298: 2210 movs r2, #16
  7730. {
  7731. 800729a: b510 push {r4, lr}
  7732. 800729c: 4604 mov r4, r0
  7733. 800729e: b088 sub sp, #32
  7734. GPIO_InitTypeDef GPIO_InitStruct = {0};
  7735. 80072a0: eb0d 0002 add.w r0, sp, r2
  7736. 80072a4: 2100 movs r1, #0
  7737. 80072a6: f000 f8f0 bl 800748a <memset>
  7738. if(huart->Instance==USART1)
  7739. 80072aa: 6823 ldr r3, [r4, #0]
  7740. 80072ac: 4a27 ldr r2, [pc, #156] ; (800734c <HAL_UART_MspInit+0xb4>)
  7741. 80072ae: 4293 cmp r3, r2
  7742. 80072b0: d129 bne.n 8007306 <HAL_UART_MspInit+0x6e>
  7743. {
  7744. /* USER CODE BEGIN USART1_MspInit 0 */
  7745. /* USER CODE END USART1_MspInit 0 */
  7746. /* Peripheral clock enable */
  7747. __HAL_RCC_USART1_CLK_ENABLE();
  7748. 80072b2: 4b27 ldr r3, [pc, #156] ; (8007350 <HAL_UART_MspInit+0xb8>)
  7749. PA10 ------> USART1_RX
  7750. */
  7751. GPIO_InitStruct.Pin = GPIO_PIN_9;
  7752. GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  7753. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  7754. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  7755. 80072b4: a904 add r1, sp, #16
  7756. __HAL_RCC_USART1_CLK_ENABLE();
  7757. 80072b6: 699a ldr r2, [r3, #24]
  7758. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  7759. 80072b8: 4826 ldr r0, [pc, #152] ; (8007354 <HAL_UART_MspInit+0xbc>)
  7760. __HAL_RCC_USART1_CLK_ENABLE();
  7761. 80072ba: f442 4280 orr.w r2, r2, #16384 ; 0x4000
  7762. 80072be: 619a str r2, [r3, #24]
  7763. 80072c0: 699a ldr r2, [r3, #24]
  7764. 80072c2: f402 4280 and.w r2, r2, #16384 ; 0x4000
  7765. 80072c6: 9200 str r2, [sp, #0]
  7766. 80072c8: 9a00 ldr r2, [sp, #0]
  7767. __HAL_RCC_GPIOA_CLK_ENABLE();
  7768. 80072ca: 699a ldr r2, [r3, #24]
  7769. 80072cc: f042 0204 orr.w r2, r2, #4
  7770. 80072d0: 619a str r2, [r3, #24]
  7771. 80072d2: 699b ldr r3, [r3, #24]
  7772. 80072d4: f003 0304 and.w r3, r3, #4
  7773. 80072d8: 9301 str r3, [sp, #4]
  7774. 80072da: 9b01 ldr r3, [sp, #4]
  7775. GPIO_InitStruct.Pin = GPIO_PIN_9;
  7776. 80072dc: f44f 7300 mov.w r3, #512 ; 0x200
  7777. 80072e0: 9304 str r3, [sp, #16]
  7778. GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  7779. 80072e2: 2302 movs r3, #2
  7780. 80072e4: 9305 str r3, [sp, #20]
  7781. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  7782. 80072e6: 2303 movs r3, #3
  7783. 80072e8: 9307 str r3, [sp, #28]
  7784. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  7785. 80072ea: f7fd f8cb bl 8004484 <HAL_GPIO_Init>
  7786. GPIO_InitStruct.Pin = GPIO_PIN_10;
  7787. 80072ee: f44f 6380 mov.w r3, #1024 ; 0x400
  7788. GPIO_InitStruct.Pin = GPIO_PIN_2;
  7789. GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  7790. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  7791. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  7792. GPIO_InitStruct.Pin = GPIO_PIN_3;
  7793. 80072f2: 9304 str r3, [sp, #16]
  7794. GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  7795. 80072f4: 2300 movs r3, #0
  7796. GPIO_InitStruct.Pull = GPIO_NOPULL;
  7797. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  7798. 80072f6: a904 add r1, sp, #16
  7799. 80072f8: 4816 ldr r0, [pc, #88] ; (8007354 <HAL_UART_MspInit+0xbc>)
  7800. GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  7801. 80072fa: 9305 str r3, [sp, #20]
  7802. GPIO_InitStruct.Pull = GPIO_NOPULL;
  7803. 80072fc: 9306 str r3, [sp, #24]
  7804. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  7805. 80072fe: f7fd f8c1 bl 8004484 <HAL_GPIO_Init>
  7806. /* USER CODE BEGIN USART2_MspInit 1 */
  7807. /* USER CODE END USART2_MspInit 1 */
  7808. }
  7809. }
  7810. 8007302: b008 add sp, #32
  7811. 8007304: bd10 pop {r4, pc}
  7812. else if(huart->Instance==USART2)
  7813. 8007306: 4a14 ldr r2, [pc, #80] ; (8007358 <HAL_UART_MspInit+0xc0>)
  7814. 8007308: 4293 cmp r3, r2
  7815. 800730a: d1fa bne.n 8007302 <HAL_UART_MspInit+0x6a>
  7816. __HAL_RCC_USART2_CLK_ENABLE();
  7817. 800730c: 4b10 ldr r3, [pc, #64] ; (8007350 <HAL_UART_MspInit+0xb8>)
  7818. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  7819. 800730e: a904 add r1, sp, #16
  7820. __HAL_RCC_USART2_CLK_ENABLE();
  7821. 8007310: 69da ldr r2, [r3, #28]
  7822. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  7823. 8007312: 4810 ldr r0, [pc, #64] ; (8007354 <HAL_UART_MspInit+0xbc>)
  7824. __HAL_RCC_USART2_CLK_ENABLE();
  7825. 8007314: f442 3200 orr.w r2, r2, #131072 ; 0x20000
  7826. 8007318: 61da str r2, [r3, #28]
  7827. 800731a: 69da ldr r2, [r3, #28]
  7828. 800731c: f402 3200 and.w r2, r2, #131072 ; 0x20000
  7829. 8007320: 9202 str r2, [sp, #8]
  7830. 8007322: 9a02 ldr r2, [sp, #8]
  7831. __HAL_RCC_GPIOA_CLK_ENABLE();
  7832. 8007324: 699a ldr r2, [r3, #24]
  7833. 8007326: f042 0204 orr.w r2, r2, #4
  7834. 800732a: 619a str r2, [r3, #24]
  7835. 800732c: 699b ldr r3, [r3, #24]
  7836. 800732e: f003 0304 and.w r3, r3, #4
  7837. 8007332: 9303 str r3, [sp, #12]
  7838. 8007334: 9b03 ldr r3, [sp, #12]
  7839. GPIO_InitStruct.Pin = GPIO_PIN_2;
  7840. 8007336: 2304 movs r3, #4
  7841. 8007338: 9304 str r3, [sp, #16]
  7842. GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  7843. 800733a: 2302 movs r3, #2
  7844. 800733c: 9305 str r3, [sp, #20]
  7845. GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  7846. 800733e: 2303 movs r3, #3
  7847. 8007340: 9307 str r3, [sp, #28]
  7848. HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  7849. 8007342: f7fd f89f bl 8004484 <HAL_GPIO_Init>
  7850. GPIO_InitStruct.Pin = GPIO_PIN_3;
  7851. 8007346: 2308 movs r3, #8
  7852. 8007348: e7d3 b.n 80072f2 <HAL_UART_MspInit+0x5a>
  7853. 800734a: bf00 nop
  7854. 800734c: 40013800 .word 0x40013800
  7855. 8007350: 40021000 .word 0x40021000
  7856. 8007354: 40010800 .word 0x40010800
  7857. 8007358: 40004400 .word 0x40004400
  7858. 0800735c <NMI_Handler>:
  7859. 800735c: 4770 bx lr
  7860. 0800735e <HardFault_Handler>:
  7861. /**
  7862. * @brief This function handles Hard fault interrupt.
  7863. */
  7864. void HardFault_Handler(void)
  7865. {
  7866. 800735e: e7fe b.n 800735e <HardFault_Handler>
  7867. 08007360 <MemManage_Handler>:
  7868. /**
  7869. * @brief This function handles Memory management fault.
  7870. */
  7871. void MemManage_Handler(void)
  7872. {
  7873. 8007360: e7fe b.n 8007360 <MemManage_Handler>
  7874. 08007362 <BusFault_Handler>:
  7875. /**
  7876. * @brief This function handles Prefetch fault, memory access fault.
  7877. */
  7878. void BusFault_Handler(void)
  7879. {
  7880. 8007362: e7fe b.n 8007362 <BusFault_Handler>
  7881. 08007364 <UsageFault_Handler>:
  7882. /**
  7883. * @brief This function handles Undefined instruction or illegal state.
  7884. */
  7885. void UsageFault_Handler(void)
  7886. {
  7887. 8007364: e7fe b.n 8007364 <UsageFault_Handler>
  7888. 08007366 <SVC_Handler>:
  7889. 8007366: 4770 bx lr
  7890. 08007368 <DebugMon_Handler>:
  7891. 8007368: 4770 bx lr
  7892. 0800736a <PendSV_Handler>:
  7893. /**
  7894. * @brief This function handles Pendable request for system service.
  7895. */
  7896. void PendSV_Handler(void)
  7897. {
  7898. 800736a: 4770 bx lr
  7899. 0800736c <SysTick_Handler>:
  7900. void SysTick_Handler(void)
  7901. {
  7902. /* USER CODE BEGIN SysTick_IRQn 0 */
  7903. /* USER CODE END SysTick_IRQn 0 */
  7904. HAL_IncTick();
  7905. 800736c: f7fc bf90 b.w 8004290 <HAL_IncTick>
  7906. 08007370 <USART1_IRQHandler>:
  7907. void USART1_IRQHandler(void)
  7908. {
  7909. /* USER CODE BEGIN USART1_IRQn 0 */
  7910. /* USER CODE END USART1_IRQn 0 */
  7911. HAL_UART_IRQHandler(&huart1);
  7912. 8007370: 4801 ldr r0, [pc, #4] ; (8007378 <USART1_IRQHandler+0x8>)
  7913. 8007372: f7fe bb1d b.w 80059b0 <HAL_UART_IRQHandler>
  7914. 8007376: bf00 nop
  7915. 8007378: 2000040c .word 0x2000040c
  7916. 0800737c <USART2_IRQHandler>:
  7917. void USART2_IRQHandler(void)
  7918. {
  7919. /* USER CODE BEGIN USART2_IRQn 0 */
  7920. /* USER CODE END USART2_IRQn 0 */
  7921. HAL_UART_IRQHandler(&huart2);
  7922. 800737c: 4801 ldr r0, [pc, #4] ; (8007384 <USART2_IRQHandler+0x8>)
  7923. 800737e: f7fe bb17 b.w 80059b0 <HAL_UART_IRQHandler>
  7924. 8007382: bf00 nop
  7925. 8007384: 20000558 .word 0x20000558
  7926. 08007388 <TIM6_IRQHandler>:
  7927. void TIM6_IRQHandler(void)
  7928. {
  7929. /* USER CODE BEGIN TIM6_IRQn 0 */
  7930. /* USER CODE END TIM6_IRQn 0 */
  7931. HAL_TIM_IRQHandler(&htim6);
  7932. 8007388: 4801 ldr r0, [pc, #4] ; (8007390 <TIM6_IRQHandler+0x8>)
  7933. 800738a: f7fe b81e b.w 80053ca <HAL_TIM_IRQHandler>
  7934. 800738e: bf00 nop
  7935. 8007390: 20000518 .word 0x20000518
  7936. 08007394 <SystemInit>:
  7937. */
  7938. void SystemInit (void)
  7939. {
  7940. /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  7941. /* Set HSION bit */
  7942. RCC->CR |= 0x00000001U;
  7943. 8007394: 4b0e ldr r3, [pc, #56] ; (80073d0 <SystemInit+0x3c>)
  7944. 8007396: 681a ldr r2, [r3, #0]
  7945. 8007398: f042 0201 orr.w r2, r2, #1
  7946. 800739c: 601a str r2, [r3, #0]
  7947. /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
  7948. #if !defined(STM32F105xC) && !defined(STM32F107xC)
  7949. RCC->CFGR &= 0xF8FF0000U;
  7950. 800739e: 6859 ldr r1, [r3, #4]
  7951. 80073a0: 4a0c ldr r2, [pc, #48] ; (80073d4 <SystemInit+0x40>)
  7952. 80073a2: 400a ands r2, r1
  7953. 80073a4: 605a str r2, [r3, #4]
  7954. #else
  7955. RCC->CFGR &= 0xF0FF0000U;
  7956. #endif /* STM32F105xC */
  7957. /* Reset HSEON, CSSON and PLLON bits */
  7958. RCC->CR &= 0xFEF6FFFFU;
  7959. 80073a6: 681a ldr r2, [r3, #0]
  7960. 80073a8: f022 7284 bic.w r2, r2, #17301504 ; 0x1080000
  7961. 80073ac: f422 3280 bic.w r2, r2, #65536 ; 0x10000
  7962. 80073b0: 601a str r2, [r3, #0]
  7963. /* Reset HSEBYP bit */
  7964. RCC->CR &= 0xFFFBFFFFU;
  7965. 80073b2: 681a ldr r2, [r3, #0]
  7966. 80073b4: f422 2280 bic.w r2, r2, #262144 ; 0x40000
  7967. 80073b8: 601a str r2, [r3, #0]
  7968. /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  7969. RCC->CFGR &= 0xFF80FFFFU;
  7970. 80073ba: 685a ldr r2, [r3, #4]
  7971. 80073bc: f422 02fe bic.w r2, r2, #8323072 ; 0x7f0000
  7972. 80073c0: 605a str r2, [r3, #4]
  7973. /* Reset CFGR2 register */
  7974. RCC->CFGR2 = 0x00000000U;
  7975. #else
  7976. /* Disable all interrupts and clear pending bits */
  7977. RCC->CIR = 0x009F0000U;
  7978. 80073c2: f44f 021f mov.w r2, #10420224 ; 0x9f0000
  7979. 80073c6: 609a str r2, [r3, #8]
  7980. #endif
  7981. #ifdef VECT_TAB_SRAM
  7982. SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
  7983. #else
  7984. SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
  7985. 80073c8: 4a03 ldr r2, [pc, #12] ; (80073d8 <SystemInit+0x44>)
  7986. 80073ca: 4b04 ldr r3, [pc, #16] ; (80073dc <SystemInit+0x48>)
  7987. 80073cc: 609a str r2, [r3, #8]
  7988. 80073ce: 4770 bx lr
  7989. 80073d0: 40021000 .word 0x40021000
  7990. 80073d4: f8ff0000 .word 0xf8ff0000
  7991. 80073d8: 08004000 .word 0x08004000
  7992. 80073dc: e000ed00 .word 0xe000ed00
  7993. 080073e0 <Reset_Handler>:
  7994. .weak Reset_Handler
  7995. .type Reset_Handler, %function
  7996. Reset_Handler:
  7997. /* Copy the data segment initializers from flash to SRAM */
  7998. movs r1, #0
  7999. 80073e0: 2100 movs r1, #0
  8000. b LoopCopyDataInit
  8001. 80073e2: e003 b.n 80073ec <LoopCopyDataInit>
  8002. 080073e4 <CopyDataInit>:
  8003. CopyDataInit:
  8004. ldr r3, =_sidata
  8005. 80073e4: 4b0b ldr r3, [pc, #44] ; (8007414 <LoopFillZerobss+0x14>)
  8006. ldr r3, [r3, r1]
  8007. 80073e6: 585b ldr r3, [r3, r1]
  8008. str r3, [r0, r1]
  8009. 80073e8: 5043 str r3, [r0, r1]
  8010. adds r1, r1, #4
  8011. 80073ea: 3104 adds r1, #4
  8012. 080073ec <LoopCopyDataInit>:
  8013. LoopCopyDataInit:
  8014. ldr r0, =_sdata
  8015. 80073ec: 480a ldr r0, [pc, #40] ; (8007418 <LoopFillZerobss+0x18>)
  8016. ldr r3, =_edata
  8017. 80073ee: 4b0b ldr r3, [pc, #44] ; (800741c <LoopFillZerobss+0x1c>)
  8018. adds r2, r0, r1
  8019. 80073f0: 1842 adds r2, r0, r1
  8020. cmp r2, r3
  8021. 80073f2: 429a cmp r2, r3
  8022. bcc CopyDataInit
  8023. 80073f4: d3f6 bcc.n 80073e4 <CopyDataInit>
  8024. ldr r2, =_sbss
  8025. 80073f6: 4a0a ldr r2, [pc, #40] ; (8007420 <LoopFillZerobss+0x20>)
  8026. b LoopFillZerobss
  8027. 80073f8: e002 b.n 8007400 <LoopFillZerobss>
  8028. 080073fa <FillZerobss>:
  8029. /* Zero fill the bss segment. */
  8030. FillZerobss:
  8031. movs r3, #0
  8032. 80073fa: 2300 movs r3, #0
  8033. str r3, [r2], #4
  8034. 80073fc: f842 3b04 str.w r3, [r2], #4
  8035. 08007400 <LoopFillZerobss>:
  8036. LoopFillZerobss:
  8037. ldr r3, = _ebss
  8038. 8007400: 4b08 ldr r3, [pc, #32] ; (8007424 <LoopFillZerobss+0x24>)
  8039. cmp r2, r3
  8040. 8007402: 429a cmp r2, r3
  8041. bcc FillZerobss
  8042. 8007404: d3f9 bcc.n 80073fa <FillZerobss>
  8043. /* Call the clock system intitialization function.*/
  8044. bl SystemInit
  8045. 8007406: f7ff ffc5 bl 8007394 <SystemInit>
  8046. /* Call static constructors */
  8047. bl __libc_init_array
  8048. 800740a: f000 f80f bl 800742c <__libc_init_array>
  8049. /* Call the application's entry point.*/
  8050. bl main
  8051. 800740e: f7ff fc3b bl 8006c88 <main>
  8052. bx lr
  8053. 8007412: 4770 bx lr
  8054. ldr r3, =_sidata
  8055. 8007414: 080088b8 .word 0x080088b8
  8056. ldr r0, =_sdata
  8057. 8007418: 20000000 .word 0x20000000
  8058. ldr r3, =_edata
  8059. 800741c: 20000070 .word 0x20000070
  8060. ldr r2, =_sbss
  8061. 8007420: 20000070 .word 0x20000070
  8062. ldr r3, = _ebss
  8063. 8007424: 200006b0 .word 0x200006b0
  8064. 08007428 <ADC1_2_IRQHandler>:
  8065. * @retval : None
  8066. */
  8067. .section .text.Default_Handler,"ax",%progbits
  8068. Default_Handler:
  8069. Infinite_Loop:
  8070. b Infinite_Loop
  8071. 8007428: e7fe b.n 8007428 <ADC1_2_IRQHandler>
  8072. ...
  8073. 0800742c <__libc_init_array>:
  8074. 800742c: b570 push {r4, r5, r6, lr}
  8075. 800742e: 2500 movs r5, #0
  8076. 8007430: 4e0c ldr r6, [pc, #48] ; (8007464 <__libc_init_array+0x38>)
  8077. 8007432: 4c0d ldr r4, [pc, #52] ; (8007468 <__libc_init_array+0x3c>)
  8078. 8007434: 1ba4 subs r4, r4, r6
  8079. 8007436: 10a4 asrs r4, r4, #2
  8080. 8007438: 42a5 cmp r5, r4
  8081. 800743a: d109 bne.n 8007450 <__libc_init_array+0x24>
  8082. 800743c: f001 f8d4 bl 80085e8 <_init>
  8083. 8007440: 2500 movs r5, #0
  8084. 8007442: 4e0a ldr r6, [pc, #40] ; (800746c <__libc_init_array+0x40>)
  8085. 8007444: 4c0a ldr r4, [pc, #40] ; (8007470 <__libc_init_array+0x44>)
  8086. 8007446: 1ba4 subs r4, r4, r6
  8087. 8007448: 10a4 asrs r4, r4, #2
  8088. 800744a: 42a5 cmp r5, r4
  8089. 800744c: d105 bne.n 800745a <__libc_init_array+0x2e>
  8090. 800744e: bd70 pop {r4, r5, r6, pc}
  8091. 8007450: f856 3025 ldr.w r3, [r6, r5, lsl #2]
  8092. 8007454: 4798 blx r3
  8093. 8007456: 3501 adds r5, #1
  8094. 8007458: e7ee b.n 8007438 <__libc_init_array+0xc>
  8095. 800745a: f856 3025 ldr.w r3, [r6, r5, lsl #2]
  8096. 800745e: 4798 blx r3
  8097. 8007460: 3501 adds r5, #1
  8098. 8007462: e7f2 b.n 800744a <__libc_init_array+0x1e>
  8099. 8007464: 080088b0 .word 0x080088b0
  8100. 8007468: 080088b0 .word 0x080088b0
  8101. 800746c: 080088b0 .word 0x080088b0
  8102. 8007470: 080088b4 .word 0x080088b4
  8103. 08007474 <memcpy>:
  8104. 8007474: b510 push {r4, lr}
  8105. 8007476: 1e43 subs r3, r0, #1
  8106. 8007478: 440a add r2, r1
  8107. 800747a: 4291 cmp r1, r2
  8108. 800747c: d100 bne.n 8007480 <memcpy+0xc>
  8109. 800747e: bd10 pop {r4, pc}
  8110. 8007480: f811 4b01 ldrb.w r4, [r1], #1
  8111. 8007484: f803 4f01 strb.w r4, [r3, #1]!
  8112. 8007488: e7f7 b.n 800747a <memcpy+0x6>
  8113. 0800748a <memset>:
  8114. 800748a: 4603 mov r3, r0
  8115. 800748c: 4402 add r2, r0
  8116. 800748e: 4293 cmp r3, r2
  8117. 8007490: d100 bne.n 8007494 <memset+0xa>
  8118. 8007492: 4770 bx lr
  8119. 8007494: f803 1b01 strb.w r1, [r3], #1
  8120. 8007498: e7f9 b.n 800748e <memset+0x4>
  8121. ...
  8122. 0800749c <iprintf>:
  8123. 800749c: b40f push {r0, r1, r2, r3}
  8124. 800749e: 4b0a ldr r3, [pc, #40] ; (80074c8 <iprintf+0x2c>)
  8125. 80074a0: b513 push {r0, r1, r4, lr}
  8126. 80074a2: 681c ldr r4, [r3, #0]
  8127. 80074a4: b124 cbz r4, 80074b0 <iprintf+0x14>
  8128. 80074a6: 69a3 ldr r3, [r4, #24]
  8129. 80074a8: b913 cbnz r3, 80074b0 <iprintf+0x14>
  8130. 80074aa: 4620 mov r0, r4
  8131. 80074ac: f000 faee bl 8007a8c <__sinit>
  8132. 80074b0: ab05 add r3, sp, #20
  8133. 80074b2: 9a04 ldr r2, [sp, #16]
  8134. 80074b4: 68a1 ldr r1, [r4, #8]
  8135. 80074b6: 4620 mov r0, r4
  8136. 80074b8: 9301 str r3, [sp, #4]
  8137. 80074ba: f000 fcaf bl 8007e1c <_vfiprintf_r>
  8138. 80074be: b002 add sp, #8
  8139. 80074c0: e8bd 4010 ldmia.w sp!, {r4, lr}
  8140. 80074c4: b004 add sp, #16
  8141. 80074c6: 4770 bx lr
  8142. 80074c8: 2000000c .word 0x2000000c
  8143. 080074cc <putchar>:
  8144. 80074cc: b538 push {r3, r4, r5, lr}
  8145. 80074ce: 4b08 ldr r3, [pc, #32] ; (80074f0 <putchar+0x24>)
  8146. 80074d0: 4605 mov r5, r0
  8147. 80074d2: 681c ldr r4, [r3, #0]
  8148. 80074d4: b124 cbz r4, 80074e0 <putchar+0x14>
  8149. 80074d6: 69a3 ldr r3, [r4, #24]
  8150. 80074d8: b913 cbnz r3, 80074e0 <putchar+0x14>
  8151. 80074da: 4620 mov r0, r4
  8152. 80074dc: f000 fad6 bl 8007a8c <__sinit>
  8153. 80074e0: 68a2 ldr r2, [r4, #8]
  8154. 80074e2: 4629 mov r1, r5
  8155. 80074e4: 4620 mov r0, r4
  8156. 80074e6: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr}
  8157. 80074ea: f000 bf45 b.w 8008378 <_putc_r>
  8158. 80074ee: bf00 nop
  8159. 80074f0: 2000000c .word 0x2000000c
  8160. 080074f4 <_puts_r>:
  8161. 80074f4: b570 push {r4, r5, r6, lr}
  8162. 80074f6: 460e mov r6, r1
  8163. 80074f8: 4605 mov r5, r0
  8164. 80074fa: b118 cbz r0, 8007504 <_puts_r+0x10>
  8165. 80074fc: 6983 ldr r3, [r0, #24]
  8166. 80074fe: b90b cbnz r3, 8007504 <_puts_r+0x10>
  8167. 8007500: f000 fac4 bl 8007a8c <__sinit>
  8168. 8007504: 69ab ldr r3, [r5, #24]
  8169. 8007506: 68ac ldr r4, [r5, #8]
  8170. 8007508: b913 cbnz r3, 8007510 <_puts_r+0x1c>
  8171. 800750a: 4628 mov r0, r5
  8172. 800750c: f000 fabe bl 8007a8c <__sinit>
  8173. 8007510: 4b23 ldr r3, [pc, #140] ; (80075a0 <_puts_r+0xac>)
  8174. 8007512: 429c cmp r4, r3
  8175. 8007514: d117 bne.n 8007546 <_puts_r+0x52>
  8176. 8007516: 686c ldr r4, [r5, #4]
  8177. 8007518: 89a3 ldrh r3, [r4, #12]
  8178. 800751a: 071b lsls r3, r3, #28
  8179. 800751c: d51d bpl.n 800755a <_puts_r+0x66>
  8180. 800751e: 6923 ldr r3, [r4, #16]
  8181. 8007520: b1db cbz r3, 800755a <_puts_r+0x66>
  8182. 8007522: 3e01 subs r6, #1
  8183. 8007524: 68a3 ldr r3, [r4, #8]
  8184. 8007526: f816 1f01 ldrb.w r1, [r6, #1]!
  8185. 800752a: 3b01 subs r3, #1
  8186. 800752c: 60a3 str r3, [r4, #8]
  8187. 800752e: b9e9 cbnz r1, 800756c <_puts_r+0x78>
  8188. 8007530: 2b00 cmp r3, #0
  8189. 8007532: da2e bge.n 8007592 <_puts_r+0x9e>
  8190. 8007534: 4622 mov r2, r4
  8191. 8007536: 210a movs r1, #10
  8192. 8007538: 4628 mov r0, r5
  8193. 800753a: f000 f8f5 bl 8007728 <__swbuf_r>
  8194. 800753e: 3001 adds r0, #1
  8195. 8007540: d011 beq.n 8007566 <_puts_r+0x72>
  8196. 8007542: 200a movs r0, #10
  8197. 8007544: bd70 pop {r4, r5, r6, pc}
  8198. 8007546: 4b17 ldr r3, [pc, #92] ; (80075a4 <_puts_r+0xb0>)
  8199. 8007548: 429c cmp r4, r3
  8200. 800754a: d101 bne.n 8007550 <_puts_r+0x5c>
  8201. 800754c: 68ac ldr r4, [r5, #8]
  8202. 800754e: e7e3 b.n 8007518 <_puts_r+0x24>
  8203. 8007550: 4b15 ldr r3, [pc, #84] ; (80075a8 <_puts_r+0xb4>)
  8204. 8007552: 429c cmp r4, r3
  8205. 8007554: bf08 it eq
  8206. 8007556: 68ec ldreq r4, [r5, #12]
  8207. 8007558: e7de b.n 8007518 <_puts_r+0x24>
  8208. 800755a: 4621 mov r1, r4
  8209. 800755c: 4628 mov r0, r5
  8210. 800755e: f000 f935 bl 80077cc <__swsetup_r>
  8211. 8007562: 2800 cmp r0, #0
  8212. 8007564: d0dd beq.n 8007522 <_puts_r+0x2e>
  8213. 8007566: f04f 30ff mov.w r0, #4294967295
  8214. 800756a: bd70 pop {r4, r5, r6, pc}
  8215. 800756c: 2b00 cmp r3, #0
  8216. 800756e: da04 bge.n 800757a <_puts_r+0x86>
  8217. 8007570: 69a2 ldr r2, [r4, #24]
  8218. 8007572: 4293 cmp r3, r2
  8219. 8007574: db06 blt.n 8007584 <_puts_r+0x90>
  8220. 8007576: 290a cmp r1, #10
  8221. 8007578: d004 beq.n 8007584 <_puts_r+0x90>
  8222. 800757a: 6823 ldr r3, [r4, #0]
  8223. 800757c: 1c5a adds r2, r3, #1
  8224. 800757e: 6022 str r2, [r4, #0]
  8225. 8007580: 7019 strb r1, [r3, #0]
  8226. 8007582: e7cf b.n 8007524 <_puts_r+0x30>
  8227. 8007584: 4622 mov r2, r4
  8228. 8007586: 4628 mov r0, r5
  8229. 8007588: f000 f8ce bl 8007728 <__swbuf_r>
  8230. 800758c: 3001 adds r0, #1
  8231. 800758e: d1c9 bne.n 8007524 <_puts_r+0x30>
  8232. 8007590: e7e9 b.n 8007566 <_puts_r+0x72>
  8233. 8007592: 200a movs r0, #10
  8234. 8007594: 6823 ldr r3, [r4, #0]
  8235. 8007596: 1c5a adds r2, r3, #1
  8236. 8007598: 6022 str r2, [r4, #0]
  8237. 800759a: 7018 strb r0, [r3, #0]
  8238. 800759c: bd70 pop {r4, r5, r6, pc}
  8239. 800759e: bf00 nop
  8240. 80075a0: 0800883c .word 0x0800883c
  8241. 80075a4: 0800885c .word 0x0800885c
  8242. 80075a8: 0800881c .word 0x0800881c
  8243. 080075ac <puts>:
  8244. 80075ac: 4b02 ldr r3, [pc, #8] ; (80075b8 <puts+0xc>)
  8245. 80075ae: 4601 mov r1, r0
  8246. 80075b0: 6818 ldr r0, [r3, #0]
  8247. 80075b2: f7ff bf9f b.w 80074f4 <_puts_r>
  8248. 80075b6: bf00 nop
  8249. 80075b8: 2000000c .word 0x2000000c
  8250. 080075bc <setbuf>:
  8251. 80075bc: 2900 cmp r1, #0
  8252. 80075be: f44f 6380 mov.w r3, #1024 ; 0x400
  8253. 80075c2: bf0c ite eq
  8254. 80075c4: 2202 moveq r2, #2
  8255. 80075c6: 2200 movne r2, #0
  8256. 80075c8: f000 b800 b.w 80075cc <setvbuf>
  8257. 080075cc <setvbuf>:
  8258. 80075cc: e92d 43f7 stmdb sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  8259. 80075d0: 461d mov r5, r3
  8260. 80075d2: 4b51 ldr r3, [pc, #324] ; (8007718 <setvbuf+0x14c>)
  8261. 80075d4: 4604 mov r4, r0
  8262. 80075d6: 681e ldr r6, [r3, #0]
  8263. 80075d8: 460f mov r7, r1
  8264. 80075da: 4690 mov r8, r2
  8265. 80075dc: b126 cbz r6, 80075e8 <setvbuf+0x1c>
  8266. 80075de: 69b3 ldr r3, [r6, #24]
  8267. 80075e0: b913 cbnz r3, 80075e8 <setvbuf+0x1c>
  8268. 80075e2: 4630 mov r0, r6
  8269. 80075e4: f000 fa52 bl 8007a8c <__sinit>
  8270. 80075e8: 4b4c ldr r3, [pc, #304] ; (800771c <setvbuf+0x150>)
  8271. 80075ea: 429c cmp r4, r3
  8272. 80075ec: d152 bne.n 8007694 <setvbuf+0xc8>
  8273. 80075ee: 6874 ldr r4, [r6, #4]
  8274. 80075f0: f1b8 0f02 cmp.w r8, #2
  8275. 80075f4: d006 beq.n 8007604 <setvbuf+0x38>
  8276. 80075f6: f1b8 0f01 cmp.w r8, #1
  8277. 80075fa: f200 8089 bhi.w 8007710 <setvbuf+0x144>
  8278. 80075fe: 2d00 cmp r5, #0
  8279. 8007600: f2c0 8086 blt.w 8007710 <setvbuf+0x144>
  8280. 8007604: 4621 mov r1, r4
  8281. 8007606: 4630 mov r0, r6
  8282. 8007608: f000 f9d6 bl 80079b8 <_fflush_r>
  8283. 800760c: 6b61 ldr r1, [r4, #52] ; 0x34
  8284. 800760e: b141 cbz r1, 8007622 <setvbuf+0x56>
  8285. 8007610: f104 0344 add.w r3, r4, #68 ; 0x44
  8286. 8007614: 4299 cmp r1, r3
  8287. 8007616: d002 beq.n 800761e <setvbuf+0x52>
  8288. 8007618: 4630 mov r0, r6
  8289. 800761a: f000 fb2d bl 8007c78 <_free_r>
  8290. 800761e: 2300 movs r3, #0
  8291. 8007620: 6363 str r3, [r4, #52] ; 0x34
  8292. 8007622: 2300 movs r3, #0
  8293. 8007624: 61a3 str r3, [r4, #24]
  8294. 8007626: 6063 str r3, [r4, #4]
  8295. 8007628: 89a3 ldrh r3, [r4, #12]
  8296. 800762a: 061b lsls r3, r3, #24
  8297. 800762c: d503 bpl.n 8007636 <setvbuf+0x6a>
  8298. 800762e: 6921 ldr r1, [r4, #16]
  8299. 8007630: 4630 mov r0, r6
  8300. 8007632: f000 fb21 bl 8007c78 <_free_r>
  8301. 8007636: 89a3 ldrh r3, [r4, #12]
  8302. 8007638: f1b8 0f02 cmp.w r8, #2
  8303. 800763c: f423 634a bic.w r3, r3, #3232 ; 0xca0
  8304. 8007640: f023 0303 bic.w r3, r3, #3
  8305. 8007644: 81a3 strh r3, [r4, #12]
  8306. 8007646: d05d beq.n 8007704 <setvbuf+0x138>
  8307. 8007648: ab01 add r3, sp, #4
  8308. 800764a: 466a mov r2, sp
  8309. 800764c: 4621 mov r1, r4
  8310. 800764e: 4630 mov r0, r6
  8311. 8007650: f000 faa6 bl 8007ba0 <__swhatbuf_r>
  8312. 8007654: 89a3 ldrh r3, [r4, #12]
  8313. 8007656: 4318 orrs r0, r3
  8314. 8007658: 81a0 strh r0, [r4, #12]
  8315. 800765a: bb2d cbnz r5, 80076a8 <setvbuf+0xdc>
  8316. 800765c: 9d00 ldr r5, [sp, #0]
  8317. 800765e: 4628 mov r0, r5
  8318. 8007660: f000 fb02 bl 8007c68 <malloc>
  8319. 8007664: 4607 mov r7, r0
  8320. 8007666: 2800 cmp r0, #0
  8321. 8007668: d14e bne.n 8007708 <setvbuf+0x13c>
  8322. 800766a: f8dd 9000 ldr.w r9, [sp]
  8323. 800766e: 45a9 cmp r9, r5
  8324. 8007670: d13c bne.n 80076ec <setvbuf+0x120>
  8325. 8007672: f04f 30ff mov.w r0, #4294967295
  8326. 8007676: 89a3 ldrh r3, [r4, #12]
  8327. 8007678: f043 0302 orr.w r3, r3, #2
  8328. 800767c: 81a3 strh r3, [r4, #12]
  8329. 800767e: 2300 movs r3, #0
  8330. 8007680: 60a3 str r3, [r4, #8]
  8331. 8007682: f104 0347 add.w r3, r4, #71 ; 0x47
  8332. 8007686: 6023 str r3, [r4, #0]
  8333. 8007688: 6123 str r3, [r4, #16]
  8334. 800768a: 2301 movs r3, #1
  8335. 800768c: 6163 str r3, [r4, #20]
  8336. 800768e: b003 add sp, #12
  8337. 8007690: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc}
  8338. 8007694: 4b22 ldr r3, [pc, #136] ; (8007720 <setvbuf+0x154>)
  8339. 8007696: 429c cmp r4, r3
  8340. 8007698: d101 bne.n 800769e <setvbuf+0xd2>
  8341. 800769a: 68b4 ldr r4, [r6, #8]
  8342. 800769c: e7a8 b.n 80075f0 <setvbuf+0x24>
  8343. 800769e: 4b21 ldr r3, [pc, #132] ; (8007724 <setvbuf+0x158>)
  8344. 80076a0: 429c cmp r4, r3
  8345. 80076a2: bf08 it eq
  8346. 80076a4: 68f4 ldreq r4, [r6, #12]
  8347. 80076a6: e7a3 b.n 80075f0 <setvbuf+0x24>
  8348. 80076a8: 2f00 cmp r7, #0
  8349. 80076aa: d0d8 beq.n 800765e <setvbuf+0x92>
  8350. 80076ac: 69b3 ldr r3, [r6, #24]
  8351. 80076ae: b913 cbnz r3, 80076b6 <setvbuf+0xea>
  8352. 80076b0: 4630 mov r0, r6
  8353. 80076b2: f000 f9eb bl 8007a8c <__sinit>
  8354. 80076b6: f1b8 0f01 cmp.w r8, #1
  8355. 80076ba: bf08 it eq
  8356. 80076bc: 89a3 ldrheq r3, [r4, #12]
  8357. 80076be: 6027 str r7, [r4, #0]
  8358. 80076c0: bf04 itt eq
  8359. 80076c2: f043 0301 orreq.w r3, r3, #1
  8360. 80076c6: 81a3 strheq r3, [r4, #12]
  8361. 80076c8: 89a3 ldrh r3, [r4, #12]
  8362. 80076ca: 6127 str r7, [r4, #16]
  8363. 80076cc: f013 0008 ands.w r0, r3, #8
  8364. 80076d0: 6165 str r5, [r4, #20]
  8365. 80076d2: d01b beq.n 800770c <setvbuf+0x140>
  8366. 80076d4: f013 0001 ands.w r0, r3, #1
  8367. 80076d8: f04f 0300 mov.w r3, #0
  8368. 80076dc: bf1f itttt ne
  8369. 80076de: 426d negne r5, r5
  8370. 80076e0: 60a3 strne r3, [r4, #8]
  8371. 80076e2: 61a5 strne r5, [r4, #24]
  8372. 80076e4: 4618 movne r0, r3
  8373. 80076e6: bf08 it eq
  8374. 80076e8: 60a5 streq r5, [r4, #8]
  8375. 80076ea: e7d0 b.n 800768e <setvbuf+0xc2>
  8376. 80076ec: 4648 mov r0, r9
  8377. 80076ee: f000 fabb bl 8007c68 <malloc>
  8378. 80076f2: 4607 mov r7, r0
  8379. 80076f4: 2800 cmp r0, #0
  8380. 80076f6: d0bc beq.n 8007672 <setvbuf+0xa6>
  8381. 80076f8: 89a3 ldrh r3, [r4, #12]
  8382. 80076fa: 464d mov r5, r9
  8383. 80076fc: f043 0380 orr.w r3, r3, #128 ; 0x80
  8384. 8007700: 81a3 strh r3, [r4, #12]
  8385. 8007702: e7d3 b.n 80076ac <setvbuf+0xe0>
  8386. 8007704: 2000 movs r0, #0
  8387. 8007706: e7b6 b.n 8007676 <setvbuf+0xaa>
  8388. 8007708: 46a9 mov r9, r5
  8389. 800770a: e7f5 b.n 80076f8 <setvbuf+0x12c>
  8390. 800770c: 60a0 str r0, [r4, #8]
  8391. 800770e: e7be b.n 800768e <setvbuf+0xc2>
  8392. 8007710: f04f 30ff mov.w r0, #4294967295
  8393. 8007714: e7bb b.n 800768e <setvbuf+0xc2>
  8394. 8007716: bf00 nop
  8395. 8007718: 2000000c .word 0x2000000c
  8396. 800771c: 0800883c .word 0x0800883c
  8397. 8007720: 0800885c .word 0x0800885c
  8398. 8007724: 0800881c .word 0x0800881c
  8399. 08007728 <__swbuf_r>:
  8400. 8007728: b5f8 push {r3, r4, r5, r6, r7, lr}
  8401. 800772a: 460e mov r6, r1
  8402. 800772c: 4614 mov r4, r2
  8403. 800772e: 4605 mov r5, r0
  8404. 8007730: b118 cbz r0, 800773a <__swbuf_r+0x12>
  8405. 8007732: 6983 ldr r3, [r0, #24]
  8406. 8007734: b90b cbnz r3, 800773a <__swbuf_r+0x12>
  8407. 8007736: f000 f9a9 bl 8007a8c <__sinit>
  8408. 800773a: 4b21 ldr r3, [pc, #132] ; (80077c0 <__swbuf_r+0x98>)
  8409. 800773c: 429c cmp r4, r3
  8410. 800773e: d12a bne.n 8007796 <__swbuf_r+0x6e>
  8411. 8007740: 686c ldr r4, [r5, #4]
  8412. 8007742: 69a3 ldr r3, [r4, #24]
  8413. 8007744: 60a3 str r3, [r4, #8]
  8414. 8007746: 89a3 ldrh r3, [r4, #12]
  8415. 8007748: 071a lsls r2, r3, #28
  8416. 800774a: d52e bpl.n 80077aa <__swbuf_r+0x82>
  8417. 800774c: 6923 ldr r3, [r4, #16]
  8418. 800774e: b363 cbz r3, 80077aa <__swbuf_r+0x82>
  8419. 8007750: 6923 ldr r3, [r4, #16]
  8420. 8007752: 6820 ldr r0, [r4, #0]
  8421. 8007754: b2f6 uxtb r6, r6
  8422. 8007756: 1ac0 subs r0, r0, r3
  8423. 8007758: 6963 ldr r3, [r4, #20]
  8424. 800775a: 4637 mov r7, r6
  8425. 800775c: 4298 cmp r0, r3
  8426. 800775e: db04 blt.n 800776a <__swbuf_r+0x42>
  8427. 8007760: 4621 mov r1, r4
  8428. 8007762: 4628 mov r0, r5
  8429. 8007764: f000 f928 bl 80079b8 <_fflush_r>
  8430. 8007768: bb28 cbnz r0, 80077b6 <__swbuf_r+0x8e>
  8431. 800776a: 68a3 ldr r3, [r4, #8]
  8432. 800776c: 3001 adds r0, #1
  8433. 800776e: 3b01 subs r3, #1
  8434. 8007770: 60a3 str r3, [r4, #8]
  8435. 8007772: 6823 ldr r3, [r4, #0]
  8436. 8007774: 1c5a adds r2, r3, #1
  8437. 8007776: 6022 str r2, [r4, #0]
  8438. 8007778: 701e strb r6, [r3, #0]
  8439. 800777a: 6963 ldr r3, [r4, #20]
  8440. 800777c: 4298 cmp r0, r3
  8441. 800777e: d004 beq.n 800778a <__swbuf_r+0x62>
  8442. 8007780: 89a3 ldrh r3, [r4, #12]
  8443. 8007782: 07db lsls r3, r3, #31
  8444. 8007784: d519 bpl.n 80077ba <__swbuf_r+0x92>
  8445. 8007786: 2e0a cmp r6, #10
  8446. 8007788: d117 bne.n 80077ba <__swbuf_r+0x92>
  8447. 800778a: 4621 mov r1, r4
  8448. 800778c: 4628 mov r0, r5
  8449. 800778e: f000 f913 bl 80079b8 <_fflush_r>
  8450. 8007792: b190 cbz r0, 80077ba <__swbuf_r+0x92>
  8451. 8007794: e00f b.n 80077b6 <__swbuf_r+0x8e>
  8452. 8007796: 4b0b ldr r3, [pc, #44] ; (80077c4 <__swbuf_r+0x9c>)
  8453. 8007798: 429c cmp r4, r3
  8454. 800779a: d101 bne.n 80077a0 <__swbuf_r+0x78>
  8455. 800779c: 68ac ldr r4, [r5, #8]
  8456. 800779e: e7d0 b.n 8007742 <__swbuf_r+0x1a>
  8457. 80077a0: 4b09 ldr r3, [pc, #36] ; (80077c8 <__swbuf_r+0xa0>)
  8458. 80077a2: 429c cmp r4, r3
  8459. 80077a4: bf08 it eq
  8460. 80077a6: 68ec ldreq r4, [r5, #12]
  8461. 80077a8: e7cb b.n 8007742 <__swbuf_r+0x1a>
  8462. 80077aa: 4621 mov r1, r4
  8463. 80077ac: 4628 mov r0, r5
  8464. 80077ae: f000 f80d bl 80077cc <__swsetup_r>
  8465. 80077b2: 2800 cmp r0, #0
  8466. 80077b4: d0cc beq.n 8007750 <__swbuf_r+0x28>
  8467. 80077b6: f04f 37ff mov.w r7, #4294967295
  8468. 80077ba: 4638 mov r0, r7
  8469. 80077bc: bdf8 pop {r3, r4, r5, r6, r7, pc}
  8470. 80077be: bf00 nop
  8471. 80077c0: 0800883c .word 0x0800883c
  8472. 80077c4: 0800885c .word 0x0800885c
  8473. 80077c8: 0800881c .word 0x0800881c
  8474. 080077cc <__swsetup_r>:
  8475. 80077cc: 4b32 ldr r3, [pc, #200] ; (8007898 <__swsetup_r+0xcc>)
  8476. 80077ce: b570 push {r4, r5, r6, lr}
  8477. 80077d0: 681d ldr r5, [r3, #0]
  8478. 80077d2: 4606 mov r6, r0
  8479. 80077d4: 460c mov r4, r1
  8480. 80077d6: b125 cbz r5, 80077e2 <__swsetup_r+0x16>
  8481. 80077d8: 69ab ldr r3, [r5, #24]
  8482. 80077da: b913 cbnz r3, 80077e2 <__swsetup_r+0x16>
  8483. 80077dc: 4628 mov r0, r5
  8484. 80077de: f000 f955 bl 8007a8c <__sinit>
  8485. 80077e2: 4b2e ldr r3, [pc, #184] ; (800789c <__swsetup_r+0xd0>)
  8486. 80077e4: 429c cmp r4, r3
  8487. 80077e6: d10f bne.n 8007808 <__swsetup_r+0x3c>
  8488. 80077e8: 686c ldr r4, [r5, #4]
  8489. 80077ea: f9b4 300c ldrsh.w r3, [r4, #12]
  8490. 80077ee: b29a uxth r2, r3
  8491. 80077f0: 0715 lsls r5, r2, #28
  8492. 80077f2: d42c bmi.n 800784e <__swsetup_r+0x82>
  8493. 80077f4: 06d0 lsls r0, r2, #27
  8494. 80077f6: d411 bmi.n 800781c <__swsetup_r+0x50>
  8495. 80077f8: 2209 movs r2, #9
  8496. 80077fa: 6032 str r2, [r6, #0]
  8497. 80077fc: f043 0340 orr.w r3, r3, #64 ; 0x40
  8498. 8007800: 81a3 strh r3, [r4, #12]
  8499. 8007802: f04f 30ff mov.w r0, #4294967295
  8500. 8007806: bd70 pop {r4, r5, r6, pc}
  8501. 8007808: 4b25 ldr r3, [pc, #148] ; (80078a0 <__swsetup_r+0xd4>)
  8502. 800780a: 429c cmp r4, r3
  8503. 800780c: d101 bne.n 8007812 <__swsetup_r+0x46>
  8504. 800780e: 68ac ldr r4, [r5, #8]
  8505. 8007810: e7eb b.n 80077ea <__swsetup_r+0x1e>
  8506. 8007812: 4b24 ldr r3, [pc, #144] ; (80078a4 <__swsetup_r+0xd8>)
  8507. 8007814: 429c cmp r4, r3
  8508. 8007816: bf08 it eq
  8509. 8007818: 68ec ldreq r4, [r5, #12]
  8510. 800781a: e7e6 b.n 80077ea <__swsetup_r+0x1e>
  8511. 800781c: 0751 lsls r1, r2, #29
  8512. 800781e: d512 bpl.n 8007846 <__swsetup_r+0x7a>
  8513. 8007820: 6b61 ldr r1, [r4, #52] ; 0x34
  8514. 8007822: b141 cbz r1, 8007836 <__swsetup_r+0x6a>
  8515. 8007824: f104 0344 add.w r3, r4, #68 ; 0x44
  8516. 8007828: 4299 cmp r1, r3
  8517. 800782a: d002 beq.n 8007832 <__swsetup_r+0x66>
  8518. 800782c: 4630 mov r0, r6
  8519. 800782e: f000 fa23 bl 8007c78 <_free_r>
  8520. 8007832: 2300 movs r3, #0
  8521. 8007834: 6363 str r3, [r4, #52] ; 0x34
  8522. 8007836: 89a3 ldrh r3, [r4, #12]
  8523. 8007838: f023 0324 bic.w r3, r3, #36 ; 0x24
  8524. 800783c: 81a3 strh r3, [r4, #12]
  8525. 800783e: 2300 movs r3, #0
  8526. 8007840: 6063 str r3, [r4, #4]
  8527. 8007842: 6923 ldr r3, [r4, #16]
  8528. 8007844: 6023 str r3, [r4, #0]
  8529. 8007846: 89a3 ldrh r3, [r4, #12]
  8530. 8007848: f043 0308 orr.w r3, r3, #8
  8531. 800784c: 81a3 strh r3, [r4, #12]
  8532. 800784e: 6923 ldr r3, [r4, #16]
  8533. 8007850: b94b cbnz r3, 8007866 <__swsetup_r+0x9a>
  8534. 8007852: 89a3 ldrh r3, [r4, #12]
  8535. 8007854: f403 7320 and.w r3, r3, #640 ; 0x280
  8536. 8007858: f5b3 7f00 cmp.w r3, #512 ; 0x200
  8537. 800785c: d003 beq.n 8007866 <__swsetup_r+0x9a>
  8538. 800785e: 4621 mov r1, r4
  8539. 8007860: 4630 mov r0, r6
  8540. 8007862: f000 f9c1 bl 8007be8 <__smakebuf_r>
  8541. 8007866: 89a2 ldrh r2, [r4, #12]
  8542. 8007868: f012 0301 ands.w r3, r2, #1
  8543. 800786c: d00c beq.n 8007888 <__swsetup_r+0xbc>
  8544. 800786e: 2300 movs r3, #0
  8545. 8007870: 60a3 str r3, [r4, #8]
  8546. 8007872: 6963 ldr r3, [r4, #20]
  8547. 8007874: 425b negs r3, r3
  8548. 8007876: 61a3 str r3, [r4, #24]
  8549. 8007878: 6923 ldr r3, [r4, #16]
  8550. 800787a: b953 cbnz r3, 8007892 <__swsetup_r+0xc6>
  8551. 800787c: f9b4 300c ldrsh.w r3, [r4, #12]
  8552. 8007880: f013 0080 ands.w r0, r3, #128 ; 0x80
  8553. 8007884: d1ba bne.n 80077fc <__swsetup_r+0x30>
  8554. 8007886: bd70 pop {r4, r5, r6, pc}
  8555. 8007888: 0792 lsls r2, r2, #30
  8556. 800788a: bf58 it pl
  8557. 800788c: 6963 ldrpl r3, [r4, #20]
  8558. 800788e: 60a3 str r3, [r4, #8]
  8559. 8007890: e7f2 b.n 8007878 <__swsetup_r+0xac>
  8560. 8007892: 2000 movs r0, #0
  8561. 8007894: e7f7 b.n 8007886 <__swsetup_r+0xba>
  8562. 8007896: bf00 nop
  8563. 8007898: 2000000c .word 0x2000000c
  8564. 800789c: 0800883c .word 0x0800883c
  8565. 80078a0: 0800885c .word 0x0800885c
  8566. 80078a4: 0800881c .word 0x0800881c
  8567. 080078a8 <__sflush_r>:
  8568. 80078a8: 898a ldrh r2, [r1, #12]
  8569. 80078aa: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
  8570. 80078ae: 4605 mov r5, r0
  8571. 80078b0: 0710 lsls r0, r2, #28
  8572. 80078b2: 460c mov r4, r1
  8573. 80078b4: d45a bmi.n 800796c <__sflush_r+0xc4>
  8574. 80078b6: 684b ldr r3, [r1, #4]
  8575. 80078b8: 2b00 cmp r3, #0
  8576. 80078ba: dc05 bgt.n 80078c8 <__sflush_r+0x20>
  8577. 80078bc: 6c0b ldr r3, [r1, #64] ; 0x40
  8578. 80078be: 2b00 cmp r3, #0
  8579. 80078c0: dc02 bgt.n 80078c8 <__sflush_r+0x20>
  8580. 80078c2: 2000 movs r0, #0
  8581. 80078c4: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  8582. 80078c8: 6ae6 ldr r6, [r4, #44] ; 0x2c
  8583. 80078ca: 2e00 cmp r6, #0
  8584. 80078cc: d0f9 beq.n 80078c2 <__sflush_r+0x1a>
  8585. 80078ce: 2300 movs r3, #0
  8586. 80078d0: f412 5280 ands.w r2, r2, #4096 ; 0x1000
  8587. 80078d4: 682f ldr r7, [r5, #0]
  8588. 80078d6: 602b str r3, [r5, #0]
  8589. 80078d8: d033 beq.n 8007942 <__sflush_r+0x9a>
  8590. 80078da: 6d60 ldr r0, [r4, #84] ; 0x54
  8591. 80078dc: 89a3 ldrh r3, [r4, #12]
  8592. 80078de: 075a lsls r2, r3, #29
  8593. 80078e0: d505 bpl.n 80078ee <__sflush_r+0x46>
  8594. 80078e2: 6863 ldr r3, [r4, #4]
  8595. 80078e4: 1ac0 subs r0, r0, r3
  8596. 80078e6: 6b63 ldr r3, [r4, #52] ; 0x34
  8597. 80078e8: b10b cbz r3, 80078ee <__sflush_r+0x46>
  8598. 80078ea: 6c23 ldr r3, [r4, #64] ; 0x40
  8599. 80078ec: 1ac0 subs r0, r0, r3
  8600. 80078ee: 2300 movs r3, #0
  8601. 80078f0: 4602 mov r2, r0
  8602. 80078f2: 6ae6 ldr r6, [r4, #44] ; 0x2c
  8603. 80078f4: 6a21 ldr r1, [r4, #32]
  8604. 80078f6: 4628 mov r0, r5
  8605. 80078f8: 47b0 blx r6
  8606. 80078fa: 1c43 adds r3, r0, #1
  8607. 80078fc: 89a3 ldrh r3, [r4, #12]
  8608. 80078fe: d106 bne.n 800790e <__sflush_r+0x66>
  8609. 8007900: 6829 ldr r1, [r5, #0]
  8610. 8007902: 291d cmp r1, #29
  8611. 8007904: d84b bhi.n 800799e <__sflush_r+0xf6>
  8612. 8007906: 4a2b ldr r2, [pc, #172] ; (80079b4 <__sflush_r+0x10c>)
  8613. 8007908: 40ca lsrs r2, r1
  8614. 800790a: 07d6 lsls r6, r2, #31
  8615. 800790c: d547 bpl.n 800799e <__sflush_r+0xf6>
  8616. 800790e: 2200 movs r2, #0
  8617. 8007910: 6062 str r2, [r4, #4]
  8618. 8007912: 6922 ldr r2, [r4, #16]
  8619. 8007914: 04d9 lsls r1, r3, #19
  8620. 8007916: 6022 str r2, [r4, #0]
  8621. 8007918: d504 bpl.n 8007924 <__sflush_r+0x7c>
  8622. 800791a: 1c42 adds r2, r0, #1
  8623. 800791c: d101 bne.n 8007922 <__sflush_r+0x7a>
  8624. 800791e: 682b ldr r3, [r5, #0]
  8625. 8007920: b903 cbnz r3, 8007924 <__sflush_r+0x7c>
  8626. 8007922: 6560 str r0, [r4, #84] ; 0x54
  8627. 8007924: 6b61 ldr r1, [r4, #52] ; 0x34
  8628. 8007926: 602f str r7, [r5, #0]
  8629. 8007928: 2900 cmp r1, #0
  8630. 800792a: d0ca beq.n 80078c2 <__sflush_r+0x1a>
  8631. 800792c: f104 0344 add.w r3, r4, #68 ; 0x44
  8632. 8007930: 4299 cmp r1, r3
  8633. 8007932: d002 beq.n 800793a <__sflush_r+0x92>
  8634. 8007934: 4628 mov r0, r5
  8635. 8007936: f000 f99f bl 8007c78 <_free_r>
  8636. 800793a: 2000 movs r0, #0
  8637. 800793c: 6360 str r0, [r4, #52] ; 0x34
  8638. 800793e: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  8639. 8007942: 6a21 ldr r1, [r4, #32]
  8640. 8007944: 2301 movs r3, #1
  8641. 8007946: 4628 mov r0, r5
  8642. 8007948: 47b0 blx r6
  8643. 800794a: 1c41 adds r1, r0, #1
  8644. 800794c: d1c6 bne.n 80078dc <__sflush_r+0x34>
  8645. 800794e: 682b ldr r3, [r5, #0]
  8646. 8007950: 2b00 cmp r3, #0
  8647. 8007952: d0c3 beq.n 80078dc <__sflush_r+0x34>
  8648. 8007954: 2b1d cmp r3, #29
  8649. 8007956: d001 beq.n 800795c <__sflush_r+0xb4>
  8650. 8007958: 2b16 cmp r3, #22
  8651. 800795a: d101 bne.n 8007960 <__sflush_r+0xb8>
  8652. 800795c: 602f str r7, [r5, #0]
  8653. 800795e: e7b0 b.n 80078c2 <__sflush_r+0x1a>
  8654. 8007960: 89a3 ldrh r3, [r4, #12]
  8655. 8007962: f043 0340 orr.w r3, r3, #64 ; 0x40
  8656. 8007966: 81a3 strh r3, [r4, #12]
  8657. 8007968: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  8658. 800796c: 690f ldr r7, [r1, #16]
  8659. 800796e: 2f00 cmp r7, #0
  8660. 8007970: d0a7 beq.n 80078c2 <__sflush_r+0x1a>
  8661. 8007972: 0793 lsls r3, r2, #30
  8662. 8007974: bf18 it ne
  8663. 8007976: 2300 movne r3, #0
  8664. 8007978: 680e ldr r6, [r1, #0]
  8665. 800797a: bf08 it eq
  8666. 800797c: 694b ldreq r3, [r1, #20]
  8667. 800797e: eba6 0807 sub.w r8, r6, r7
  8668. 8007982: 600f str r7, [r1, #0]
  8669. 8007984: 608b str r3, [r1, #8]
  8670. 8007986: f1b8 0f00 cmp.w r8, #0
  8671. 800798a: dd9a ble.n 80078c2 <__sflush_r+0x1a>
  8672. 800798c: 4643 mov r3, r8
  8673. 800798e: 463a mov r2, r7
  8674. 8007990: 6a21 ldr r1, [r4, #32]
  8675. 8007992: 4628 mov r0, r5
  8676. 8007994: 6aa6 ldr r6, [r4, #40] ; 0x28
  8677. 8007996: 47b0 blx r6
  8678. 8007998: 2800 cmp r0, #0
  8679. 800799a: dc07 bgt.n 80079ac <__sflush_r+0x104>
  8680. 800799c: 89a3 ldrh r3, [r4, #12]
  8681. 800799e: f043 0340 orr.w r3, r3, #64 ; 0x40
  8682. 80079a2: 81a3 strh r3, [r4, #12]
  8683. 80079a4: f04f 30ff mov.w r0, #4294967295
  8684. 80079a8: e8bd 81f0 ldmia.w sp!, {r4, r5, r6, r7, r8, pc}
  8685. 80079ac: 4407 add r7, r0
  8686. 80079ae: eba8 0800 sub.w r8, r8, r0
  8687. 80079b2: e7e8 b.n 8007986 <__sflush_r+0xde>
  8688. 80079b4: 20400001 .word 0x20400001
  8689. 080079b8 <_fflush_r>:
  8690. 80079b8: b538 push {r3, r4, r5, lr}
  8691. 80079ba: 690b ldr r3, [r1, #16]
  8692. 80079bc: 4605 mov r5, r0
  8693. 80079be: 460c mov r4, r1
  8694. 80079c0: b1db cbz r3, 80079fa <_fflush_r+0x42>
  8695. 80079c2: b118 cbz r0, 80079cc <_fflush_r+0x14>
  8696. 80079c4: 6983 ldr r3, [r0, #24]
  8697. 80079c6: b90b cbnz r3, 80079cc <_fflush_r+0x14>
  8698. 80079c8: f000 f860 bl 8007a8c <__sinit>
  8699. 80079cc: 4b0c ldr r3, [pc, #48] ; (8007a00 <_fflush_r+0x48>)
  8700. 80079ce: 429c cmp r4, r3
  8701. 80079d0: d109 bne.n 80079e6 <_fflush_r+0x2e>
  8702. 80079d2: 686c ldr r4, [r5, #4]
  8703. 80079d4: f9b4 300c ldrsh.w r3, [r4, #12]
  8704. 80079d8: b17b cbz r3, 80079fa <_fflush_r+0x42>
  8705. 80079da: 4621 mov r1, r4
  8706. 80079dc: 4628 mov r0, r5
  8707. 80079de: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr}
  8708. 80079e2: f7ff bf61 b.w 80078a8 <__sflush_r>
  8709. 80079e6: 4b07 ldr r3, [pc, #28] ; (8007a04 <_fflush_r+0x4c>)
  8710. 80079e8: 429c cmp r4, r3
  8711. 80079ea: d101 bne.n 80079f0 <_fflush_r+0x38>
  8712. 80079ec: 68ac ldr r4, [r5, #8]
  8713. 80079ee: e7f1 b.n 80079d4 <_fflush_r+0x1c>
  8714. 80079f0: 4b05 ldr r3, [pc, #20] ; (8007a08 <_fflush_r+0x50>)
  8715. 80079f2: 429c cmp r4, r3
  8716. 80079f4: bf08 it eq
  8717. 80079f6: 68ec ldreq r4, [r5, #12]
  8718. 80079f8: e7ec b.n 80079d4 <_fflush_r+0x1c>
  8719. 80079fa: 2000 movs r0, #0
  8720. 80079fc: bd38 pop {r3, r4, r5, pc}
  8721. 80079fe: bf00 nop
  8722. 8007a00: 0800883c .word 0x0800883c
  8723. 8007a04: 0800885c .word 0x0800885c
  8724. 8007a08: 0800881c .word 0x0800881c
  8725. 08007a0c <_cleanup_r>:
  8726. 8007a0c: 4901 ldr r1, [pc, #4] ; (8007a14 <_cleanup_r+0x8>)
  8727. 8007a0e: f000 b8a9 b.w 8007b64 <_fwalk_reent>
  8728. 8007a12: bf00 nop
  8729. 8007a14: 080079b9 .word 0x080079b9
  8730. 08007a18 <std.isra.0>:
  8731. 8007a18: 2300 movs r3, #0
  8732. 8007a1a: b510 push {r4, lr}
  8733. 8007a1c: 4604 mov r4, r0
  8734. 8007a1e: 6003 str r3, [r0, #0]
  8735. 8007a20: 6043 str r3, [r0, #4]
  8736. 8007a22: 6083 str r3, [r0, #8]
  8737. 8007a24: 8181 strh r1, [r0, #12]
  8738. 8007a26: 6643 str r3, [r0, #100] ; 0x64
  8739. 8007a28: 81c2 strh r2, [r0, #14]
  8740. 8007a2a: 6103 str r3, [r0, #16]
  8741. 8007a2c: 6143 str r3, [r0, #20]
  8742. 8007a2e: 6183 str r3, [r0, #24]
  8743. 8007a30: 4619 mov r1, r3
  8744. 8007a32: 2208 movs r2, #8
  8745. 8007a34: 305c adds r0, #92 ; 0x5c
  8746. 8007a36: f7ff fd28 bl 800748a <memset>
  8747. 8007a3a: 4b05 ldr r3, [pc, #20] ; (8007a50 <std.isra.0+0x38>)
  8748. 8007a3c: 6224 str r4, [r4, #32]
  8749. 8007a3e: 6263 str r3, [r4, #36] ; 0x24
  8750. 8007a40: 4b04 ldr r3, [pc, #16] ; (8007a54 <std.isra.0+0x3c>)
  8751. 8007a42: 62a3 str r3, [r4, #40] ; 0x28
  8752. 8007a44: 4b04 ldr r3, [pc, #16] ; (8007a58 <std.isra.0+0x40>)
  8753. 8007a46: 62e3 str r3, [r4, #44] ; 0x2c
  8754. 8007a48: 4b04 ldr r3, [pc, #16] ; (8007a5c <std.isra.0+0x44>)
  8755. 8007a4a: 6323 str r3, [r4, #48] ; 0x30
  8756. 8007a4c: bd10 pop {r4, pc}
  8757. 8007a4e: bf00 nop
  8758. 8007a50: 08008405 .word 0x08008405
  8759. 8007a54: 08008427 .word 0x08008427
  8760. 8007a58: 0800845f .word 0x0800845f
  8761. 8007a5c: 08008483 .word 0x08008483
  8762. 08007a60 <__sfmoreglue>:
  8763. 8007a60: b570 push {r4, r5, r6, lr}
  8764. 8007a62: 2568 movs r5, #104 ; 0x68
  8765. 8007a64: 1e4a subs r2, r1, #1
  8766. 8007a66: 4355 muls r5, r2
  8767. 8007a68: 460e mov r6, r1
  8768. 8007a6a: f105 0174 add.w r1, r5, #116 ; 0x74
  8769. 8007a6e: f000 f94f bl 8007d10 <_malloc_r>
  8770. 8007a72: 4604 mov r4, r0
  8771. 8007a74: b140 cbz r0, 8007a88 <__sfmoreglue+0x28>
  8772. 8007a76: 2100 movs r1, #0
  8773. 8007a78: e880 0042 stmia.w r0, {r1, r6}
  8774. 8007a7c: 300c adds r0, #12
  8775. 8007a7e: 60a0 str r0, [r4, #8]
  8776. 8007a80: f105 0268 add.w r2, r5, #104 ; 0x68
  8777. 8007a84: f7ff fd01 bl 800748a <memset>
  8778. 8007a88: 4620 mov r0, r4
  8779. 8007a8a: bd70 pop {r4, r5, r6, pc}
  8780. 08007a8c <__sinit>:
  8781. 8007a8c: 6983 ldr r3, [r0, #24]
  8782. 8007a8e: b510 push {r4, lr}
  8783. 8007a90: 4604 mov r4, r0
  8784. 8007a92: bb33 cbnz r3, 8007ae2 <__sinit+0x56>
  8785. 8007a94: 6483 str r3, [r0, #72] ; 0x48
  8786. 8007a96: 64c3 str r3, [r0, #76] ; 0x4c
  8787. 8007a98: 6503 str r3, [r0, #80] ; 0x50
  8788. 8007a9a: 4b12 ldr r3, [pc, #72] ; (8007ae4 <__sinit+0x58>)
  8789. 8007a9c: 4a12 ldr r2, [pc, #72] ; (8007ae8 <__sinit+0x5c>)
  8790. 8007a9e: 681b ldr r3, [r3, #0]
  8791. 8007aa0: 6282 str r2, [r0, #40] ; 0x28
  8792. 8007aa2: 4298 cmp r0, r3
  8793. 8007aa4: bf04 itt eq
  8794. 8007aa6: 2301 moveq r3, #1
  8795. 8007aa8: 6183 streq r3, [r0, #24]
  8796. 8007aaa: f000 f81f bl 8007aec <__sfp>
  8797. 8007aae: 6060 str r0, [r4, #4]
  8798. 8007ab0: 4620 mov r0, r4
  8799. 8007ab2: f000 f81b bl 8007aec <__sfp>
  8800. 8007ab6: 60a0 str r0, [r4, #8]
  8801. 8007ab8: 4620 mov r0, r4
  8802. 8007aba: f000 f817 bl 8007aec <__sfp>
  8803. 8007abe: 2200 movs r2, #0
  8804. 8007ac0: 60e0 str r0, [r4, #12]
  8805. 8007ac2: 2104 movs r1, #4
  8806. 8007ac4: 6860 ldr r0, [r4, #4]
  8807. 8007ac6: f7ff ffa7 bl 8007a18 <std.isra.0>
  8808. 8007aca: 2201 movs r2, #1
  8809. 8007acc: 2109 movs r1, #9
  8810. 8007ace: 68a0 ldr r0, [r4, #8]
  8811. 8007ad0: f7ff ffa2 bl 8007a18 <std.isra.0>
  8812. 8007ad4: 2202 movs r2, #2
  8813. 8007ad6: 2112 movs r1, #18
  8814. 8007ad8: 68e0 ldr r0, [r4, #12]
  8815. 8007ada: f7ff ff9d bl 8007a18 <std.isra.0>
  8816. 8007ade: 2301 movs r3, #1
  8817. 8007ae0: 61a3 str r3, [r4, #24]
  8818. 8007ae2: bd10 pop {r4, pc}
  8819. 8007ae4: 08008818 .word 0x08008818
  8820. 8007ae8: 08007a0d .word 0x08007a0d
  8821. 08007aec <__sfp>:
  8822. 8007aec: b5f8 push {r3, r4, r5, r6, r7, lr}
  8823. 8007aee: 4b1c ldr r3, [pc, #112] ; (8007b60 <__sfp+0x74>)
  8824. 8007af0: 4607 mov r7, r0
  8825. 8007af2: 681e ldr r6, [r3, #0]
  8826. 8007af4: 69b3 ldr r3, [r6, #24]
  8827. 8007af6: b913 cbnz r3, 8007afe <__sfp+0x12>
  8828. 8007af8: 4630 mov r0, r6
  8829. 8007afa: f7ff ffc7 bl 8007a8c <__sinit>
  8830. 8007afe: 3648 adds r6, #72 ; 0x48
  8831. 8007b00: 68b4 ldr r4, [r6, #8]
  8832. 8007b02: 6873 ldr r3, [r6, #4]
  8833. 8007b04: 3b01 subs r3, #1
  8834. 8007b06: d503 bpl.n 8007b10 <__sfp+0x24>
  8835. 8007b08: 6833 ldr r3, [r6, #0]
  8836. 8007b0a: b133 cbz r3, 8007b1a <__sfp+0x2e>
  8837. 8007b0c: 6836 ldr r6, [r6, #0]
  8838. 8007b0e: e7f7 b.n 8007b00 <__sfp+0x14>
  8839. 8007b10: f9b4 500c ldrsh.w r5, [r4, #12]
  8840. 8007b14: b16d cbz r5, 8007b32 <__sfp+0x46>
  8841. 8007b16: 3468 adds r4, #104 ; 0x68
  8842. 8007b18: e7f4 b.n 8007b04 <__sfp+0x18>
  8843. 8007b1a: 2104 movs r1, #4
  8844. 8007b1c: 4638 mov r0, r7
  8845. 8007b1e: f7ff ff9f bl 8007a60 <__sfmoreglue>
  8846. 8007b22: 6030 str r0, [r6, #0]
  8847. 8007b24: 2800 cmp r0, #0
  8848. 8007b26: d1f1 bne.n 8007b0c <__sfp+0x20>
  8849. 8007b28: 230c movs r3, #12
  8850. 8007b2a: 4604 mov r4, r0
  8851. 8007b2c: 603b str r3, [r7, #0]
  8852. 8007b2e: 4620 mov r0, r4
  8853. 8007b30: bdf8 pop {r3, r4, r5, r6, r7, pc}
  8854. 8007b32: f64f 73ff movw r3, #65535 ; 0xffff
  8855. 8007b36: 81e3 strh r3, [r4, #14]
  8856. 8007b38: 2301 movs r3, #1
  8857. 8007b3a: 6665 str r5, [r4, #100] ; 0x64
  8858. 8007b3c: 81a3 strh r3, [r4, #12]
  8859. 8007b3e: 6025 str r5, [r4, #0]
  8860. 8007b40: 60a5 str r5, [r4, #8]
  8861. 8007b42: 6065 str r5, [r4, #4]
  8862. 8007b44: 6125 str r5, [r4, #16]
  8863. 8007b46: 6165 str r5, [r4, #20]
  8864. 8007b48: 61a5 str r5, [r4, #24]
  8865. 8007b4a: 2208 movs r2, #8
  8866. 8007b4c: 4629 mov r1, r5
  8867. 8007b4e: f104 005c add.w r0, r4, #92 ; 0x5c
  8868. 8007b52: f7ff fc9a bl 800748a <memset>
  8869. 8007b56: 6365 str r5, [r4, #52] ; 0x34
  8870. 8007b58: 63a5 str r5, [r4, #56] ; 0x38
  8871. 8007b5a: 64a5 str r5, [r4, #72] ; 0x48
  8872. 8007b5c: 64e5 str r5, [r4, #76] ; 0x4c
  8873. 8007b5e: e7e6 b.n 8007b2e <__sfp+0x42>
  8874. 8007b60: 08008818 .word 0x08008818
  8875. 08007b64 <_fwalk_reent>:
  8876. 8007b64: e92d 43f8 stmdb sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  8877. 8007b68: 4680 mov r8, r0
  8878. 8007b6a: 4689 mov r9, r1
  8879. 8007b6c: 2600 movs r6, #0
  8880. 8007b6e: f100 0448 add.w r4, r0, #72 ; 0x48
  8881. 8007b72: b914 cbnz r4, 8007b7a <_fwalk_reent+0x16>
  8882. 8007b74: 4630 mov r0, r6
  8883. 8007b76: e8bd 83f8 ldmia.w sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  8884. 8007b7a: 68a5 ldr r5, [r4, #8]
  8885. 8007b7c: 6867 ldr r7, [r4, #4]
  8886. 8007b7e: 3f01 subs r7, #1
  8887. 8007b80: d501 bpl.n 8007b86 <_fwalk_reent+0x22>
  8888. 8007b82: 6824 ldr r4, [r4, #0]
  8889. 8007b84: e7f5 b.n 8007b72 <_fwalk_reent+0xe>
  8890. 8007b86: 89ab ldrh r3, [r5, #12]
  8891. 8007b88: 2b01 cmp r3, #1
  8892. 8007b8a: d907 bls.n 8007b9c <_fwalk_reent+0x38>
  8893. 8007b8c: f9b5 300e ldrsh.w r3, [r5, #14]
  8894. 8007b90: 3301 adds r3, #1
  8895. 8007b92: d003 beq.n 8007b9c <_fwalk_reent+0x38>
  8896. 8007b94: 4629 mov r1, r5
  8897. 8007b96: 4640 mov r0, r8
  8898. 8007b98: 47c8 blx r9
  8899. 8007b9a: 4306 orrs r6, r0
  8900. 8007b9c: 3568 adds r5, #104 ; 0x68
  8901. 8007b9e: e7ee b.n 8007b7e <_fwalk_reent+0x1a>
  8902. 08007ba0 <__swhatbuf_r>:
  8903. 8007ba0: b570 push {r4, r5, r6, lr}
  8904. 8007ba2: 460e mov r6, r1
  8905. 8007ba4: f9b1 100e ldrsh.w r1, [r1, #14]
  8906. 8007ba8: b090 sub sp, #64 ; 0x40
  8907. 8007baa: 2900 cmp r1, #0
  8908. 8007bac: 4614 mov r4, r2
  8909. 8007bae: 461d mov r5, r3
  8910. 8007bb0: da07 bge.n 8007bc2 <__swhatbuf_r+0x22>
  8911. 8007bb2: 2300 movs r3, #0
  8912. 8007bb4: 602b str r3, [r5, #0]
  8913. 8007bb6: 89b3 ldrh r3, [r6, #12]
  8914. 8007bb8: 061a lsls r2, r3, #24
  8915. 8007bba: d410 bmi.n 8007bde <__swhatbuf_r+0x3e>
  8916. 8007bbc: f44f 6380 mov.w r3, #1024 ; 0x400
  8917. 8007bc0: e00e b.n 8007be0 <__swhatbuf_r+0x40>
  8918. 8007bc2: aa01 add r2, sp, #4
  8919. 8007bc4: f000 fc84 bl 80084d0 <_fstat_r>
  8920. 8007bc8: 2800 cmp r0, #0
  8921. 8007bca: dbf2 blt.n 8007bb2 <__swhatbuf_r+0x12>
  8922. 8007bcc: 9a02 ldr r2, [sp, #8]
  8923. 8007bce: f402 4270 and.w r2, r2, #61440 ; 0xf000
  8924. 8007bd2: f5a2 5300 sub.w r3, r2, #8192 ; 0x2000
  8925. 8007bd6: 425a negs r2, r3
  8926. 8007bd8: 415a adcs r2, r3
  8927. 8007bda: 602a str r2, [r5, #0]
  8928. 8007bdc: e7ee b.n 8007bbc <__swhatbuf_r+0x1c>
  8929. 8007bde: 2340 movs r3, #64 ; 0x40
  8930. 8007be0: 2000 movs r0, #0
  8931. 8007be2: 6023 str r3, [r4, #0]
  8932. 8007be4: b010 add sp, #64 ; 0x40
  8933. 8007be6: bd70 pop {r4, r5, r6, pc}
  8934. 08007be8 <__smakebuf_r>:
  8935. 8007be8: 898b ldrh r3, [r1, #12]
  8936. 8007bea: b573 push {r0, r1, r4, r5, r6, lr}
  8937. 8007bec: 079d lsls r5, r3, #30
  8938. 8007bee: 4606 mov r6, r0
  8939. 8007bf0: 460c mov r4, r1
  8940. 8007bf2: d507 bpl.n 8007c04 <__smakebuf_r+0x1c>
  8941. 8007bf4: f104 0347 add.w r3, r4, #71 ; 0x47
  8942. 8007bf8: 6023 str r3, [r4, #0]
  8943. 8007bfa: 6123 str r3, [r4, #16]
  8944. 8007bfc: 2301 movs r3, #1
  8945. 8007bfe: 6163 str r3, [r4, #20]
  8946. 8007c00: b002 add sp, #8
  8947. 8007c02: bd70 pop {r4, r5, r6, pc}
  8948. 8007c04: ab01 add r3, sp, #4
  8949. 8007c06: 466a mov r2, sp
  8950. 8007c08: f7ff ffca bl 8007ba0 <__swhatbuf_r>
  8951. 8007c0c: 9900 ldr r1, [sp, #0]
  8952. 8007c0e: 4605 mov r5, r0
  8953. 8007c10: 4630 mov r0, r6
  8954. 8007c12: f000 f87d bl 8007d10 <_malloc_r>
  8955. 8007c16: b948 cbnz r0, 8007c2c <__smakebuf_r+0x44>
  8956. 8007c18: f9b4 300c ldrsh.w r3, [r4, #12]
  8957. 8007c1c: 059a lsls r2, r3, #22
  8958. 8007c1e: d4ef bmi.n 8007c00 <__smakebuf_r+0x18>
  8959. 8007c20: f023 0303 bic.w r3, r3, #3
  8960. 8007c24: f043 0302 orr.w r3, r3, #2
  8961. 8007c28: 81a3 strh r3, [r4, #12]
  8962. 8007c2a: e7e3 b.n 8007bf4 <__smakebuf_r+0xc>
  8963. 8007c2c: 4b0d ldr r3, [pc, #52] ; (8007c64 <__smakebuf_r+0x7c>)
  8964. 8007c2e: 62b3 str r3, [r6, #40] ; 0x28
  8965. 8007c30: 89a3 ldrh r3, [r4, #12]
  8966. 8007c32: 6020 str r0, [r4, #0]
  8967. 8007c34: f043 0380 orr.w r3, r3, #128 ; 0x80
  8968. 8007c38: 81a3 strh r3, [r4, #12]
  8969. 8007c3a: 9b00 ldr r3, [sp, #0]
  8970. 8007c3c: 6120 str r0, [r4, #16]
  8971. 8007c3e: 6163 str r3, [r4, #20]
  8972. 8007c40: 9b01 ldr r3, [sp, #4]
  8973. 8007c42: b15b cbz r3, 8007c5c <__smakebuf_r+0x74>
  8974. 8007c44: f9b4 100e ldrsh.w r1, [r4, #14]
  8975. 8007c48: 4630 mov r0, r6
  8976. 8007c4a: f000 fc53 bl 80084f4 <_isatty_r>
  8977. 8007c4e: b128 cbz r0, 8007c5c <__smakebuf_r+0x74>
  8978. 8007c50: 89a3 ldrh r3, [r4, #12]
  8979. 8007c52: f023 0303 bic.w r3, r3, #3
  8980. 8007c56: f043 0301 orr.w r3, r3, #1
  8981. 8007c5a: 81a3 strh r3, [r4, #12]
  8982. 8007c5c: 89a3 ldrh r3, [r4, #12]
  8983. 8007c5e: 431d orrs r5, r3
  8984. 8007c60: 81a5 strh r5, [r4, #12]
  8985. 8007c62: e7cd b.n 8007c00 <__smakebuf_r+0x18>
  8986. 8007c64: 08007a0d .word 0x08007a0d
  8987. 08007c68 <malloc>:
  8988. 8007c68: 4b02 ldr r3, [pc, #8] ; (8007c74 <malloc+0xc>)
  8989. 8007c6a: 4601 mov r1, r0
  8990. 8007c6c: 6818 ldr r0, [r3, #0]
  8991. 8007c6e: f000 b84f b.w 8007d10 <_malloc_r>
  8992. 8007c72: bf00 nop
  8993. 8007c74: 2000000c .word 0x2000000c
  8994. 08007c78 <_free_r>:
  8995. 8007c78: b538 push {r3, r4, r5, lr}
  8996. 8007c7a: 4605 mov r5, r0
  8997. 8007c7c: 2900 cmp r1, #0
  8998. 8007c7e: d043 beq.n 8007d08 <_free_r+0x90>
  8999. 8007c80: f851 3c04 ldr.w r3, [r1, #-4]
  9000. 8007c84: 1f0c subs r4, r1, #4
  9001. 8007c86: 2b00 cmp r3, #0
  9002. 8007c88: bfb8 it lt
  9003. 8007c8a: 18e4 addlt r4, r4, r3
  9004. 8007c8c: f000 fc62 bl 8008554 <__malloc_lock>
  9005. 8007c90: 4a1e ldr r2, [pc, #120] ; (8007d0c <_free_r+0x94>)
  9006. 8007c92: 6813 ldr r3, [r2, #0]
  9007. 8007c94: 4610 mov r0, r2
  9008. 8007c96: b933 cbnz r3, 8007ca6 <_free_r+0x2e>
  9009. 8007c98: 6063 str r3, [r4, #4]
  9010. 8007c9a: 6014 str r4, [r2, #0]
  9011. 8007c9c: 4628 mov r0, r5
  9012. 8007c9e: e8bd 4038 ldmia.w sp!, {r3, r4, r5, lr}
  9013. 8007ca2: f000 bc58 b.w 8008556 <__malloc_unlock>
  9014. 8007ca6: 42a3 cmp r3, r4
  9015. 8007ca8: d90b bls.n 8007cc2 <_free_r+0x4a>
  9016. 8007caa: 6821 ldr r1, [r4, #0]
  9017. 8007cac: 1862 adds r2, r4, r1
  9018. 8007cae: 4293 cmp r3, r2
  9019. 8007cb0: bf01 itttt eq
  9020. 8007cb2: 681a ldreq r2, [r3, #0]
  9021. 8007cb4: 685b ldreq r3, [r3, #4]
  9022. 8007cb6: 1852 addeq r2, r2, r1
  9023. 8007cb8: 6022 streq r2, [r4, #0]
  9024. 8007cba: 6063 str r3, [r4, #4]
  9025. 8007cbc: 6004 str r4, [r0, #0]
  9026. 8007cbe: e7ed b.n 8007c9c <_free_r+0x24>
  9027. 8007cc0: 4613 mov r3, r2
  9028. 8007cc2: 685a ldr r2, [r3, #4]
  9029. 8007cc4: b10a cbz r2, 8007cca <_free_r+0x52>
  9030. 8007cc6: 42a2 cmp r2, r4
  9031. 8007cc8: d9fa bls.n 8007cc0 <_free_r+0x48>
  9032. 8007cca: 6819 ldr r1, [r3, #0]
  9033. 8007ccc: 1858 adds r0, r3, r1
  9034. 8007cce: 42a0 cmp r0, r4
  9035. 8007cd0: d10b bne.n 8007cea <_free_r+0x72>
  9036. 8007cd2: 6820 ldr r0, [r4, #0]
  9037. 8007cd4: 4401 add r1, r0
  9038. 8007cd6: 1858 adds r0, r3, r1
  9039. 8007cd8: 4282 cmp r2, r0
  9040. 8007cda: 6019 str r1, [r3, #0]
  9041. 8007cdc: d1de bne.n 8007c9c <_free_r+0x24>
  9042. 8007cde: 6810 ldr r0, [r2, #0]
  9043. 8007ce0: 6852 ldr r2, [r2, #4]
  9044. 8007ce2: 4401 add r1, r0
  9045. 8007ce4: 6019 str r1, [r3, #0]
  9046. 8007ce6: 605a str r2, [r3, #4]
  9047. 8007ce8: e7d8 b.n 8007c9c <_free_r+0x24>
  9048. 8007cea: d902 bls.n 8007cf2 <_free_r+0x7a>
  9049. 8007cec: 230c movs r3, #12
  9050. 8007cee: 602b str r3, [r5, #0]
  9051. 8007cf0: e7d4 b.n 8007c9c <_free_r+0x24>
  9052. 8007cf2: 6820 ldr r0, [r4, #0]
  9053. 8007cf4: 1821 adds r1, r4, r0
  9054. 8007cf6: 428a cmp r2, r1
  9055. 8007cf8: bf01 itttt eq
  9056. 8007cfa: 6811 ldreq r1, [r2, #0]
  9057. 8007cfc: 6852 ldreq r2, [r2, #4]
  9058. 8007cfe: 1809 addeq r1, r1, r0
  9059. 8007d00: 6021 streq r1, [r4, #0]
  9060. 8007d02: 6062 str r2, [r4, #4]
  9061. 8007d04: 605c str r4, [r3, #4]
  9062. 8007d06: e7c9 b.n 8007c9c <_free_r+0x24>
  9063. 8007d08: bd38 pop {r3, r4, r5, pc}
  9064. 8007d0a: bf00 nop
  9065. 8007d0c: 20000378 .word 0x20000378
  9066. 08007d10 <_malloc_r>:
  9067. 8007d10: b570 push {r4, r5, r6, lr}
  9068. 8007d12: 1ccd adds r5, r1, #3
  9069. 8007d14: f025 0503 bic.w r5, r5, #3
  9070. 8007d18: 3508 adds r5, #8
  9071. 8007d1a: 2d0c cmp r5, #12
  9072. 8007d1c: bf38 it cc
  9073. 8007d1e: 250c movcc r5, #12
  9074. 8007d20: 2d00 cmp r5, #0
  9075. 8007d22: 4606 mov r6, r0
  9076. 8007d24: db01 blt.n 8007d2a <_malloc_r+0x1a>
  9077. 8007d26: 42a9 cmp r1, r5
  9078. 8007d28: d903 bls.n 8007d32 <_malloc_r+0x22>
  9079. 8007d2a: 230c movs r3, #12
  9080. 8007d2c: 6033 str r3, [r6, #0]
  9081. 8007d2e: 2000 movs r0, #0
  9082. 8007d30: bd70 pop {r4, r5, r6, pc}
  9083. 8007d32: f000 fc0f bl 8008554 <__malloc_lock>
  9084. 8007d36: 4a23 ldr r2, [pc, #140] ; (8007dc4 <_malloc_r+0xb4>)
  9085. 8007d38: 6814 ldr r4, [r2, #0]
  9086. 8007d3a: 4621 mov r1, r4
  9087. 8007d3c: b991 cbnz r1, 8007d64 <_malloc_r+0x54>
  9088. 8007d3e: 4c22 ldr r4, [pc, #136] ; (8007dc8 <_malloc_r+0xb8>)
  9089. 8007d40: 6823 ldr r3, [r4, #0]
  9090. 8007d42: b91b cbnz r3, 8007d4c <_malloc_r+0x3c>
  9091. 8007d44: 4630 mov r0, r6
  9092. 8007d46: f000 fb4d bl 80083e4 <_sbrk_r>
  9093. 8007d4a: 6020 str r0, [r4, #0]
  9094. 8007d4c: 4629 mov r1, r5
  9095. 8007d4e: 4630 mov r0, r6
  9096. 8007d50: f000 fb48 bl 80083e4 <_sbrk_r>
  9097. 8007d54: 1c43 adds r3, r0, #1
  9098. 8007d56: d126 bne.n 8007da6 <_malloc_r+0x96>
  9099. 8007d58: 230c movs r3, #12
  9100. 8007d5a: 4630 mov r0, r6
  9101. 8007d5c: 6033 str r3, [r6, #0]
  9102. 8007d5e: f000 fbfa bl 8008556 <__malloc_unlock>
  9103. 8007d62: e7e4 b.n 8007d2e <_malloc_r+0x1e>
  9104. 8007d64: 680b ldr r3, [r1, #0]
  9105. 8007d66: 1b5b subs r3, r3, r5
  9106. 8007d68: d41a bmi.n 8007da0 <_malloc_r+0x90>
  9107. 8007d6a: 2b0b cmp r3, #11
  9108. 8007d6c: d90f bls.n 8007d8e <_malloc_r+0x7e>
  9109. 8007d6e: 600b str r3, [r1, #0]
  9110. 8007d70: 18cc adds r4, r1, r3
  9111. 8007d72: 50cd str r5, [r1, r3]
  9112. 8007d74: 4630 mov r0, r6
  9113. 8007d76: f000 fbee bl 8008556 <__malloc_unlock>
  9114. 8007d7a: f104 000b add.w r0, r4, #11
  9115. 8007d7e: 1d23 adds r3, r4, #4
  9116. 8007d80: f020 0007 bic.w r0, r0, #7
  9117. 8007d84: 1ac3 subs r3, r0, r3
  9118. 8007d86: d01b beq.n 8007dc0 <_malloc_r+0xb0>
  9119. 8007d88: 425a negs r2, r3
  9120. 8007d8a: 50e2 str r2, [r4, r3]
  9121. 8007d8c: bd70 pop {r4, r5, r6, pc}
  9122. 8007d8e: 428c cmp r4, r1
  9123. 8007d90: bf0b itete eq
  9124. 8007d92: 6863 ldreq r3, [r4, #4]
  9125. 8007d94: 684b ldrne r3, [r1, #4]
  9126. 8007d96: 6013 streq r3, [r2, #0]
  9127. 8007d98: 6063 strne r3, [r4, #4]
  9128. 8007d9a: bf18 it ne
  9129. 8007d9c: 460c movne r4, r1
  9130. 8007d9e: e7e9 b.n 8007d74 <_malloc_r+0x64>
  9131. 8007da0: 460c mov r4, r1
  9132. 8007da2: 6849 ldr r1, [r1, #4]
  9133. 8007da4: e7ca b.n 8007d3c <_malloc_r+0x2c>
  9134. 8007da6: 1cc4 adds r4, r0, #3
  9135. 8007da8: f024 0403 bic.w r4, r4, #3
  9136. 8007dac: 42a0 cmp r0, r4
  9137. 8007dae: d005 beq.n 8007dbc <_malloc_r+0xac>
  9138. 8007db0: 1a21 subs r1, r4, r0
  9139. 8007db2: 4630 mov r0, r6
  9140. 8007db4: f000 fb16 bl 80083e4 <_sbrk_r>
  9141. 8007db8: 3001 adds r0, #1
  9142. 8007dba: d0cd beq.n 8007d58 <_malloc_r+0x48>
  9143. 8007dbc: 6025 str r5, [r4, #0]
  9144. 8007dbe: e7d9 b.n 8007d74 <_malloc_r+0x64>
  9145. 8007dc0: bd70 pop {r4, r5, r6, pc}
  9146. 8007dc2: bf00 nop
  9147. 8007dc4: 20000378 .word 0x20000378
  9148. 8007dc8: 2000037c .word 0x2000037c
  9149. 08007dcc <__sfputc_r>:
  9150. 8007dcc: 6893 ldr r3, [r2, #8]
  9151. 8007dce: b410 push {r4}
  9152. 8007dd0: 3b01 subs r3, #1
  9153. 8007dd2: 2b00 cmp r3, #0
  9154. 8007dd4: 6093 str r3, [r2, #8]
  9155. 8007dd6: da08 bge.n 8007dea <__sfputc_r+0x1e>
  9156. 8007dd8: 6994 ldr r4, [r2, #24]
  9157. 8007dda: 42a3 cmp r3, r4
  9158. 8007ddc: db02 blt.n 8007de4 <__sfputc_r+0x18>
  9159. 8007dde: b2cb uxtb r3, r1
  9160. 8007de0: 2b0a cmp r3, #10
  9161. 8007de2: d102 bne.n 8007dea <__sfputc_r+0x1e>
  9162. 8007de4: bc10 pop {r4}
  9163. 8007de6: f7ff bc9f b.w 8007728 <__swbuf_r>
  9164. 8007dea: 6813 ldr r3, [r2, #0]
  9165. 8007dec: 1c58 adds r0, r3, #1
  9166. 8007dee: 6010 str r0, [r2, #0]
  9167. 8007df0: 7019 strb r1, [r3, #0]
  9168. 8007df2: b2c8 uxtb r0, r1
  9169. 8007df4: bc10 pop {r4}
  9170. 8007df6: 4770 bx lr
  9171. 08007df8 <__sfputs_r>:
  9172. 8007df8: b5f8 push {r3, r4, r5, r6, r7, lr}
  9173. 8007dfa: 4606 mov r6, r0
  9174. 8007dfc: 460f mov r7, r1
  9175. 8007dfe: 4614 mov r4, r2
  9176. 8007e00: 18d5 adds r5, r2, r3
  9177. 8007e02: 42ac cmp r4, r5
  9178. 8007e04: d101 bne.n 8007e0a <__sfputs_r+0x12>
  9179. 8007e06: 2000 movs r0, #0
  9180. 8007e08: e007 b.n 8007e1a <__sfputs_r+0x22>
  9181. 8007e0a: 463a mov r2, r7
  9182. 8007e0c: f814 1b01 ldrb.w r1, [r4], #1
  9183. 8007e10: 4630 mov r0, r6
  9184. 8007e12: f7ff ffdb bl 8007dcc <__sfputc_r>
  9185. 8007e16: 1c43 adds r3, r0, #1
  9186. 8007e18: d1f3 bne.n 8007e02 <__sfputs_r+0xa>
  9187. 8007e1a: bdf8 pop {r3, r4, r5, r6, r7, pc}
  9188. 08007e1c <_vfiprintf_r>:
  9189. 8007e1c: e92d 4ff0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  9190. 8007e20: b09d sub sp, #116 ; 0x74
  9191. 8007e22: 460c mov r4, r1
  9192. 8007e24: 4617 mov r7, r2
  9193. 8007e26: 9303 str r3, [sp, #12]
  9194. 8007e28: 4606 mov r6, r0
  9195. 8007e2a: b118 cbz r0, 8007e34 <_vfiprintf_r+0x18>
  9196. 8007e2c: 6983 ldr r3, [r0, #24]
  9197. 8007e2e: b90b cbnz r3, 8007e34 <_vfiprintf_r+0x18>
  9198. 8007e30: f7ff fe2c bl 8007a8c <__sinit>
  9199. 8007e34: 4b7c ldr r3, [pc, #496] ; (8008028 <_vfiprintf_r+0x20c>)
  9200. 8007e36: 429c cmp r4, r3
  9201. 8007e38: d157 bne.n 8007eea <_vfiprintf_r+0xce>
  9202. 8007e3a: 6874 ldr r4, [r6, #4]
  9203. 8007e3c: 89a3 ldrh r3, [r4, #12]
  9204. 8007e3e: 0718 lsls r0, r3, #28
  9205. 8007e40: d55d bpl.n 8007efe <_vfiprintf_r+0xe2>
  9206. 8007e42: 6923 ldr r3, [r4, #16]
  9207. 8007e44: 2b00 cmp r3, #0
  9208. 8007e46: d05a beq.n 8007efe <_vfiprintf_r+0xe2>
  9209. 8007e48: 2300 movs r3, #0
  9210. 8007e4a: 9309 str r3, [sp, #36] ; 0x24
  9211. 8007e4c: 2320 movs r3, #32
  9212. 8007e4e: f88d 3029 strb.w r3, [sp, #41] ; 0x29
  9213. 8007e52: 2330 movs r3, #48 ; 0x30
  9214. 8007e54: f04f 0b01 mov.w fp, #1
  9215. 8007e58: f88d 302a strb.w r3, [sp, #42] ; 0x2a
  9216. 8007e5c: 46b8 mov r8, r7
  9217. 8007e5e: 4645 mov r5, r8
  9218. 8007e60: f815 3b01 ldrb.w r3, [r5], #1
  9219. 8007e64: 2b00 cmp r3, #0
  9220. 8007e66: d155 bne.n 8007f14 <_vfiprintf_r+0xf8>
  9221. 8007e68: ebb8 0a07 subs.w sl, r8, r7
  9222. 8007e6c: d00b beq.n 8007e86 <_vfiprintf_r+0x6a>
  9223. 8007e6e: 4653 mov r3, sl
  9224. 8007e70: 463a mov r2, r7
  9225. 8007e72: 4621 mov r1, r4
  9226. 8007e74: 4630 mov r0, r6
  9227. 8007e76: f7ff ffbf bl 8007df8 <__sfputs_r>
  9228. 8007e7a: 3001 adds r0, #1
  9229. 8007e7c: f000 80c4 beq.w 8008008 <_vfiprintf_r+0x1ec>
  9230. 8007e80: 9b09 ldr r3, [sp, #36] ; 0x24
  9231. 8007e82: 4453 add r3, sl
  9232. 8007e84: 9309 str r3, [sp, #36] ; 0x24
  9233. 8007e86: f898 3000 ldrb.w r3, [r8]
  9234. 8007e8a: 2b00 cmp r3, #0
  9235. 8007e8c: f000 80bc beq.w 8008008 <_vfiprintf_r+0x1ec>
  9236. 8007e90: 2300 movs r3, #0
  9237. 8007e92: f04f 32ff mov.w r2, #4294967295
  9238. 8007e96: 9304 str r3, [sp, #16]
  9239. 8007e98: 9307 str r3, [sp, #28]
  9240. 8007e9a: 9205 str r2, [sp, #20]
  9241. 8007e9c: 9306 str r3, [sp, #24]
  9242. 8007e9e: f88d 3053 strb.w r3, [sp, #83] ; 0x53
  9243. 8007ea2: 931a str r3, [sp, #104] ; 0x68
  9244. 8007ea4: 2205 movs r2, #5
  9245. 8007ea6: 7829 ldrb r1, [r5, #0]
  9246. 8007ea8: 4860 ldr r0, [pc, #384] ; (800802c <_vfiprintf_r+0x210>)
  9247. 8007eaa: f000 fb45 bl 8008538 <memchr>
  9248. 8007eae: f105 0801 add.w r8, r5, #1
  9249. 8007eb2: 9b04 ldr r3, [sp, #16]
  9250. 8007eb4: 2800 cmp r0, #0
  9251. 8007eb6: d131 bne.n 8007f1c <_vfiprintf_r+0x100>
  9252. 8007eb8: 06d9 lsls r1, r3, #27
  9253. 8007eba: bf44 itt mi
  9254. 8007ebc: 2220 movmi r2, #32
  9255. 8007ebe: f88d 2053 strbmi.w r2, [sp, #83] ; 0x53
  9256. 8007ec2: 071a lsls r2, r3, #28
  9257. 8007ec4: bf44 itt mi
  9258. 8007ec6: 222b movmi r2, #43 ; 0x2b
  9259. 8007ec8: f88d 2053 strbmi.w r2, [sp, #83] ; 0x53
  9260. 8007ecc: 782a ldrb r2, [r5, #0]
  9261. 8007ece: 2a2a cmp r2, #42 ; 0x2a
  9262. 8007ed0: d02c beq.n 8007f2c <_vfiprintf_r+0x110>
  9263. 8007ed2: 2100 movs r1, #0
  9264. 8007ed4: 200a movs r0, #10
  9265. 8007ed6: 9a07 ldr r2, [sp, #28]
  9266. 8007ed8: 46a8 mov r8, r5
  9267. 8007eda: f898 3000 ldrb.w r3, [r8]
  9268. 8007ede: 3501 adds r5, #1
  9269. 8007ee0: 3b30 subs r3, #48 ; 0x30
  9270. 8007ee2: 2b09 cmp r3, #9
  9271. 8007ee4: d96d bls.n 8007fc2 <_vfiprintf_r+0x1a6>
  9272. 8007ee6: b371 cbz r1, 8007f46 <_vfiprintf_r+0x12a>
  9273. 8007ee8: e026 b.n 8007f38 <_vfiprintf_r+0x11c>
  9274. 8007eea: 4b51 ldr r3, [pc, #324] ; (8008030 <_vfiprintf_r+0x214>)
  9275. 8007eec: 429c cmp r4, r3
  9276. 8007eee: d101 bne.n 8007ef4 <_vfiprintf_r+0xd8>
  9277. 8007ef0: 68b4 ldr r4, [r6, #8]
  9278. 8007ef2: e7a3 b.n 8007e3c <_vfiprintf_r+0x20>
  9279. 8007ef4: 4b4f ldr r3, [pc, #316] ; (8008034 <_vfiprintf_r+0x218>)
  9280. 8007ef6: 429c cmp r4, r3
  9281. 8007ef8: bf08 it eq
  9282. 8007efa: 68f4 ldreq r4, [r6, #12]
  9283. 8007efc: e79e b.n 8007e3c <_vfiprintf_r+0x20>
  9284. 8007efe: 4621 mov r1, r4
  9285. 8007f00: 4630 mov r0, r6
  9286. 8007f02: f7ff fc63 bl 80077cc <__swsetup_r>
  9287. 8007f06: 2800 cmp r0, #0
  9288. 8007f08: d09e beq.n 8007e48 <_vfiprintf_r+0x2c>
  9289. 8007f0a: f04f 30ff mov.w r0, #4294967295
  9290. 8007f0e: b01d add sp, #116 ; 0x74
  9291. 8007f10: e8bd 8ff0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  9292. 8007f14: 2b25 cmp r3, #37 ; 0x25
  9293. 8007f16: d0a7 beq.n 8007e68 <_vfiprintf_r+0x4c>
  9294. 8007f18: 46a8 mov r8, r5
  9295. 8007f1a: e7a0 b.n 8007e5e <_vfiprintf_r+0x42>
  9296. 8007f1c: 4a43 ldr r2, [pc, #268] ; (800802c <_vfiprintf_r+0x210>)
  9297. 8007f1e: 4645 mov r5, r8
  9298. 8007f20: 1a80 subs r0, r0, r2
  9299. 8007f22: fa0b f000 lsl.w r0, fp, r0
  9300. 8007f26: 4318 orrs r0, r3
  9301. 8007f28: 9004 str r0, [sp, #16]
  9302. 8007f2a: e7bb b.n 8007ea4 <_vfiprintf_r+0x88>
  9303. 8007f2c: 9a03 ldr r2, [sp, #12]
  9304. 8007f2e: 1d11 adds r1, r2, #4
  9305. 8007f30: 6812 ldr r2, [r2, #0]
  9306. 8007f32: 9103 str r1, [sp, #12]
  9307. 8007f34: 2a00 cmp r2, #0
  9308. 8007f36: db01 blt.n 8007f3c <_vfiprintf_r+0x120>
  9309. 8007f38: 9207 str r2, [sp, #28]
  9310. 8007f3a: e004 b.n 8007f46 <_vfiprintf_r+0x12a>
  9311. 8007f3c: 4252 negs r2, r2
  9312. 8007f3e: f043 0302 orr.w r3, r3, #2
  9313. 8007f42: 9207 str r2, [sp, #28]
  9314. 8007f44: 9304 str r3, [sp, #16]
  9315. 8007f46: f898 3000 ldrb.w r3, [r8]
  9316. 8007f4a: 2b2e cmp r3, #46 ; 0x2e
  9317. 8007f4c: d110 bne.n 8007f70 <_vfiprintf_r+0x154>
  9318. 8007f4e: f898 3001 ldrb.w r3, [r8, #1]
  9319. 8007f52: f108 0101 add.w r1, r8, #1
  9320. 8007f56: 2b2a cmp r3, #42 ; 0x2a
  9321. 8007f58: d137 bne.n 8007fca <_vfiprintf_r+0x1ae>
  9322. 8007f5a: 9b03 ldr r3, [sp, #12]
  9323. 8007f5c: f108 0802 add.w r8, r8, #2
  9324. 8007f60: 1d1a adds r2, r3, #4
  9325. 8007f62: 681b ldr r3, [r3, #0]
  9326. 8007f64: 9203 str r2, [sp, #12]
  9327. 8007f66: 2b00 cmp r3, #0
  9328. 8007f68: bfb8 it lt
  9329. 8007f6a: f04f 33ff movlt.w r3, #4294967295
  9330. 8007f6e: 9305 str r3, [sp, #20]
  9331. 8007f70: 4d31 ldr r5, [pc, #196] ; (8008038 <_vfiprintf_r+0x21c>)
  9332. 8007f72: 2203 movs r2, #3
  9333. 8007f74: f898 1000 ldrb.w r1, [r8]
  9334. 8007f78: 4628 mov r0, r5
  9335. 8007f7a: f000 fadd bl 8008538 <memchr>
  9336. 8007f7e: b140 cbz r0, 8007f92 <_vfiprintf_r+0x176>
  9337. 8007f80: 2340 movs r3, #64 ; 0x40
  9338. 8007f82: 1b40 subs r0, r0, r5
  9339. 8007f84: fa03 f000 lsl.w r0, r3, r0
  9340. 8007f88: 9b04 ldr r3, [sp, #16]
  9341. 8007f8a: f108 0801 add.w r8, r8, #1
  9342. 8007f8e: 4303 orrs r3, r0
  9343. 8007f90: 9304 str r3, [sp, #16]
  9344. 8007f92: f898 1000 ldrb.w r1, [r8]
  9345. 8007f96: 2206 movs r2, #6
  9346. 8007f98: 4828 ldr r0, [pc, #160] ; (800803c <_vfiprintf_r+0x220>)
  9347. 8007f9a: f108 0701 add.w r7, r8, #1
  9348. 8007f9e: f88d 1028 strb.w r1, [sp, #40] ; 0x28
  9349. 8007fa2: f000 fac9 bl 8008538 <memchr>
  9350. 8007fa6: 2800 cmp r0, #0
  9351. 8007fa8: d034 beq.n 8008014 <_vfiprintf_r+0x1f8>
  9352. 8007faa: 4b25 ldr r3, [pc, #148] ; (8008040 <_vfiprintf_r+0x224>)
  9353. 8007fac: bb03 cbnz r3, 8007ff0 <_vfiprintf_r+0x1d4>
  9354. 8007fae: 9b03 ldr r3, [sp, #12]
  9355. 8007fb0: 3307 adds r3, #7
  9356. 8007fb2: f023 0307 bic.w r3, r3, #7
  9357. 8007fb6: 3308 adds r3, #8
  9358. 8007fb8: 9303 str r3, [sp, #12]
  9359. 8007fba: 9b09 ldr r3, [sp, #36] ; 0x24
  9360. 8007fbc: 444b add r3, r9
  9361. 8007fbe: 9309 str r3, [sp, #36] ; 0x24
  9362. 8007fc0: e74c b.n 8007e5c <_vfiprintf_r+0x40>
  9363. 8007fc2: fb00 3202 mla r2, r0, r2, r3
  9364. 8007fc6: 2101 movs r1, #1
  9365. 8007fc8: e786 b.n 8007ed8 <_vfiprintf_r+0xbc>
  9366. 8007fca: 2300 movs r3, #0
  9367. 8007fcc: 250a movs r5, #10
  9368. 8007fce: 4618 mov r0, r3
  9369. 8007fd0: 9305 str r3, [sp, #20]
  9370. 8007fd2: 4688 mov r8, r1
  9371. 8007fd4: f898 2000 ldrb.w r2, [r8]
  9372. 8007fd8: 3101 adds r1, #1
  9373. 8007fda: 3a30 subs r2, #48 ; 0x30
  9374. 8007fdc: 2a09 cmp r2, #9
  9375. 8007fde: d903 bls.n 8007fe8 <_vfiprintf_r+0x1cc>
  9376. 8007fe0: 2b00 cmp r3, #0
  9377. 8007fe2: d0c5 beq.n 8007f70 <_vfiprintf_r+0x154>
  9378. 8007fe4: 9005 str r0, [sp, #20]
  9379. 8007fe6: e7c3 b.n 8007f70 <_vfiprintf_r+0x154>
  9380. 8007fe8: fb05 2000 mla r0, r5, r0, r2
  9381. 8007fec: 2301 movs r3, #1
  9382. 8007fee: e7f0 b.n 8007fd2 <_vfiprintf_r+0x1b6>
  9383. 8007ff0: ab03 add r3, sp, #12
  9384. 8007ff2: 9300 str r3, [sp, #0]
  9385. 8007ff4: 4622 mov r2, r4
  9386. 8007ff6: 4b13 ldr r3, [pc, #76] ; (8008044 <_vfiprintf_r+0x228>)
  9387. 8007ff8: a904 add r1, sp, #16
  9388. 8007ffa: 4630 mov r0, r6
  9389. 8007ffc: f3af 8000 nop.w
  9390. 8008000: f1b0 3fff cmp.w r0, #4294967295
  9391. 8008004: 4681 mov r9, r0
  9392. 8008006: d1d8 bne.n 8007fba <_vfiprintf_r+0x19e>
  9393. 8008008: 89a3 ldrh r3, [r4, #12]
  9394. 800800a: 065b lsls r3, r3, #25
  9395. 800800c: f53f af7d bmi.w 8007f0a <_vfiprintf_r+0xee>
  9396. 8008010: 9809 ldr r0, [sp, #36] ; 0x24
  9397. 8008012: e77c b.n 8007f0e <_vfiprintf_r+0xf2>
  9398. 8008014: ab03 add r3, sp, #12
  9399. 8008016: 9300 str r3, [sp, #0]
  9400. 8008018: 4622 mov r2, r4
  9401. 800801a: 4b0a ldr r3, [pc, #40] ; (8008044 <_vfiprintf_r+0x228>)
  9402. 800801c: a904 add r1, sp, #16
  9403. 800801e: 4630 mov r0, r6
  9404. 8008020: f000 f88a bl 8008138 <_printf_i>
  9405. 8008024: e7ec b.n 8008000 <_vfiprintf_r+0x1e4>
  9406. 8008026: bf00 nop
  9407. 8008028: 0800883c .word 0x0800883c
  9408. 800802c: 0800887c .word 0x0800887c
  9409. 8008030: 0800885c .word 0x0800885c
  9410. 8008034: 0800881c .word 0x0800881c
  9411. 8008038: 08008882 .word 0x08008882
  9412. 800803c: 08008886 .word 0x08008886
  9413. 8008040: 00000000 .word 0x00000000
  9414. 8008044: 08007df9 .word 0x08007df9
  9415. 08008048 <_printf_common>:
  9416. 8008048: e92d 47f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  9417. 800804c: 4691 mov r9, r2
  9418. 800804e: 461f mov r7, r3
  9419. 8008050: 688a ldr r2, [r1, #8]
  9420. 8008052: 690b ldr r3, [r1, #16]
  9421. 8008054: 4606 mov r6, r0
  9422. 8008056: 4293 cmp r3, r2
  9423. 8008058: bfb8 it lt
  9424. 800805a: 4613 movlt r3, r2
  9425. 800805c: f8c9 3000 str.w r3, [r9]
  9426. 8008060: f891 2043 ldrb.w r2, [r1, #67] ; 0x43
  9427. 8008064: 460c mov r4, r1
  9428. 8008066: f8dd 8020 ldr.w r8, [sp, #32]
  9429. 800806a: b112 cbz r2, 8008072 <_printf_common+0x2a>
  9430. 800806c: 3301 adds r3, #1
  9431. 800806e: f8c9 3000 str.w r3, [r9]
  9432. 8008072: 6823 ldr r3, [r4, #0]
  9433. 8008074: 0699 lsls r1, r3, #26
  9434. 8008076: bf42 ittt mi
  9435. 8008078: f8d9 3000 ldrmi.w r3, [r9]
  9436. 800807c: 3302 addmi r3, #2
  9437. 800807e: f8c9 3000 strmi.w r3, [r9]
  9438. 8008082: 6825 ldr r5, [r4, #0]
  9439. 8008084: f015 0506 ands.w r5, r5, #6
  9440. 8008088: d107 bne.n 800809a <_printf_common+0x52>
  9441. 800808a: f104 0a19 add.w sl, r4, #25
  9442. 800808e: 68e3 ldr r3, [r4, #12]
  9443. 8008090: f8d9 2000 ldr.w r2, [r9]
  9444. 8008094: 1a9b subs r3, r3, r2
  9445. 8008096: 429d cmp r5, r3
  9446. 8008098: db2a blt.n 80080f0 <_printf_common+0xa8>
  9447. 800809a: f894 3043 ldrb.w r3, [r4, #67] ; 0x43
  9448. 800809e: 6822 ldr r2, [r4, #0]
  9449. 80080a0: 3300 adds r3, #0
  9450. 80080a2: bf18 it ne
  9451. 80080a4: 2301 movne r3, #1
  9452. 80080a6: 0692 lsls r2, r2, #26
  9453. 80080a8: d42f bmi.n 800810a <_printf_common+0xc2>
  9454. 80080aa: f104 0243 add.w r2, r4, #67 ; 0x43
  9455. 80080ae: 4639 mov r1, r7
  9456. 80080b0: 4630 mov r0, r6
  9457. 80080b2: 47c0 blx r8
  9458. 80080b4: 3001 adds r0, #1
  9459. 80080b6: d022 beq.n 80080fe <_printf_common+0xb6>
  9460. 80080b8: 6823 ldr r3, [r4, #0]
  9461. 80080ba: 68e5 ldr r5, [r4, #12]
  9462. 80080bc: f003 0306 and.w r3, r3, #6
  9463. 80080c0: 2b04 cmp r3, #4
  9464. 80080c2: bf18 it ne
  9465. 80080c4: 2500 movne r5, #0
  9466. 80080c6: f8d9 2000 ldr.w r2, [r9]
  9467. 80080ca: f04f 0900 mov.w r9, #0
  9468. 80080ce: bf08 it eq
  9469. 80080d0: 1aad subeq r5, r5, r2
  9470. 80080d2: 68a3 ldr r3, [r4, #8]
  9471. 80080d4: 6922 ldr r2, [r4, #16]
  9472. 80080d6: bf08 it eq
  9473. 80080d8: ea25 75e5 biceq.w r5, r5, r5, asr #31
  9474. 80080dc: 4293 cmp r3, r2
  9475. 80080de: bfc4 itt gt
  9476. 80080e0: 1a9b subgt r3, r3, r2
  9477. 80080e2: 18ed addgt r5, r5, r3
  9478. 80080e4: 341a adds r4, #26
  9479. 80080e6: 454d cmp r5, r9
  9480. 80080e8: d11b bne.n 8008122 <_printf_common+0xda>
  9481. 80080ea: 2000 movs r0, #0
  9482. 80080ec: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  9483. 80080f0: 2301 movs r3, #1
  9484. 80080f2: 4652 mov r2, sl
  9485. 80080f4: 4639 mov r1, r7
  9486. 80080f6: 4630 mov r0, r6
  9487. 80080f8: 47c0 blx r8
  9488. 80080fa: 3001 adds r0, #1
  9489. 80080fc: d103 bne.n 8008106 <_printf_common+0xbe>
  9490. 80080fe: f04f 30ff mov.w r0, #4294967295
  9491. 8008102: e8bd 87f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  9492. 8008106: 3501 adds r5, #1
  9493. 8008108: e7c1 b.n 800808e <_printf_common+0x46>
  9494. 800810a: 2030 movs r0, #48 ; 0x30
  9495. 800810c: 18e1 adds r1, r4, r3
  9496. 800810e: f881 0043 strb.w r0, [r1, #67] ; 0x43
  9497. 8008112: 1c5a adds r2, r3, #1
  9498. 8008114: f894 1045 ldrb.w r1, [r4, #69] ; 0x45
  9499. 8008118: 4422 add r2, r4
  9500. 800811a: 3302 adds r3, #2
  9501. 800811c: f882 1043 strb.w r1, [r2, #67] ; 0x43
  9502. 8008120: e7c3 b.n 80080aa <_printf_common+0x62>
  9503. 8008122: 2301 movs r3, #1
  9504. 8008124: 4622 mov r2, r4
  9505. 8008126: 4639 mov r1, r7
  9506. 8008128: 4630 mov r0, r6
  9507. 800812a: 47c0 blx r8
  9508. 800812c: 3001 adds r0, #1
  9509. 800812e: d0e6 beq.n 80080fe <_printf_common+0xb6>
  9510. 8008130: f109 0901 add.w r9, r9, #1
  9511. 8008134: e7d7 b.n 80080e6 <_printf_common+0x9e>
  9512. ...
  9513. 08008138 <_printf_i>:
  9514. 8008138: e92d 43f0 stmdb sp!, {r4, r5, r6, r7, r8, r9, lr}
  9515. 800813c: 4617 mov r7, r2
  9516. 800813e: 7e0a ldrb r2, [r1, #24]
  9517. 8008140: b085 sub sp, #20
  9518. 8008142: 2a6e cmp r2, #110 ; 0x6e
  9519. 8008144: 4698 mov r8, r3
  9520. 8008146: 4606 mov r6, r0
  9521. 8008148: 460c mov r4, r1
  9522. 800814a: 9b0c ldr r3, [sp, #48] ; 0x30
  9523. 800814c: f101 0e43 add.w lr, r1, #67 ; 0x43
  9524. 8008150: f000 80bc beq.w 80082cc <_printf_i+0x194>
  9525. 8008154: d81a bhi.n 800818c <_printf_i+0x54>
  9526. 8008156: 2a63 cmp r2, #99 ; 0x63
  9527. 8008158: d02e beq.n 80081b8 <_printf_i+0x80>
  9528. 800815a: d80a bhi.n 8008172 <_printf_i+0x3a>
  9529. 800815c: 2a00 cmp r2, #0
  9530. 800815e: f000 80c8 beq.w 80082f2 <_printf_i+0x1ba>
  9531. 8008162: 2a58 cmp r2, #88 ; 0x58
  9532. 8008164: f000 808a beq.w 800827c <_printf_i+0x144>
  9533. 8008168: f104 0542 add.w r5, r4, #66 ; 0x42
  9534. 800816c: f884 2042 strb.w r2, [r4, #66] ; 0x42
  9535. 8008170: e02a b.n 80081c8 <_printf_i+0x90>
  9536. 8008172: 2a64 cmp r2, #100 ; 0x64
  9537. 8008174: d001 beq.n 800817a <_printf_i+0x42>
  9538. 8008176: 2a69 cmp r2, #105 ; 0x69
  9539. 8008178: d1f6 bne.n 8008168 <_printf_i+0x30>
  9540. 800817a: 6821 ldr r1, [r4, #0]
  9541. 800817c: 681a ldr r2, [r3, #0]
  9542. 800817e: f011 0f80 tst.w r1, #128 ; 0x80
  9543. 8008182: d023 beq.n 80081cc <_printf_i+0x94>
  9544. 8008184: 1d11 adds r1, r2, #4
  9545. 8008186: 6019 str r1, [r3, #0]
  9546. 8008188: 6813 ldr r3, [r2, #0]
  9547. 800818a: e027 b.n 80081dc <_printf_i+0xa4>
  9548. 800818c: 2a73 cmp r2, #115 ; 0x73
  9549. 800818e: f000 80b4 beq.w 80082fa <_printf_i+0x1c2>
  9550. 8008192: d808 bhi.n 80081a6 <_printf_i+0x6e>
  9551. 8008194: 2a6f cmp r2, #111 ; 0x6f
  9552. 8008196: d02a beq.n 80081ee <_printf_i+0xb6>
  9553. 8008198: 2a70 cmp r2, #112 ; 0x70
  9554. 800819a: d1e5 bne.n 8008168 <_printf_i+0x30>
  9555. 800819c: 680a ldr r2, [r1, #0]
  9556. 800819e: f042 0220 orr.w r2, r2, #32
  9557. 80081a2: 600a str r2, [r1, #0]
  9558. 80081a4: e003 b.n 80081ae <_printf_i+0x76>
  9559. 80081a6: 2a75 cmp r2, #117 ; 0x75
  9560. 80081a8: d021 beq.n 80081ee <_printf_i+0xb6>
  9561. 80081aa: 2a78 cmp r2, #120 ; 0x78
  9562. 80081ac: d1dc bne.n 8008168 <_printf_i+0x30>
  9563. 80081ae: 2278 movs r2, #120 ; 0x78
  9564. 80081b0: 496f ldr r1, [pc, #444] ; (8008370 <_printf_i+0x238>)
  9565. 80081b2: f884 2045 strb.w r2, [r4, #69] ; 0x45
  9566. 80081b6: e064 b.n 8008282 <_printf_i+0x14a>
  9567. 80081b8: 681a ldr r2, [r3, #0]
  9568. 80081ba: f101 0542 add.w r5, r1, #66 ; 0x42
  9569. 80081be: 1d11 adds r1, r2, #4
  9570. 80081c0: 6019 str r1, [r3, #0]
  9571. 80081c2: 6813 ldr r3, [r2, #0]
  9572. 80081c4: f884 3042 strb.w r3, [r4, #66] ; 0x42
  9573. 80081c8: 2301 movs r3, #1
  9574. 80081ca: e0a3 b.n 8008314 <_printf_i+0x1dc>
  9575. 80081cc: f011 0f40 tst.w r1, #64 ; 0x40
  9576. 80081d0: f102 0104 add.w r1, r2, #4
  9577. 80081d4: 6019 str r1, [r3, #0]
  9578. 80081d6: d0d7 beq.n 8008188 <_printf_i+0x50>
  9579. 80081d8: f9b2 3000 ldrsh.w r3, [r2]
  9580. 80081dc: 2b00 cmp r3, #0
  9581. 80081de: da03 bge.n 80081e8 <_printf_i+0xb0>
  9582. 80081e0: 222d movs r2, #45 ; 0x2d
  9583. 80081e2: 425b negs r3, r3
  9584. 80081e4: f884 2043 strb.w r2, [r4, #67] ; 0x43
  9585. 80081e8: 4962 ldr r1, [pc, #392] ; (8008374 <_printf_i+0x23c>)
  9586. 80081ea: 220a movs r2, #10
  9587. 80081ec: e017 b.n 800821e <_printf_i+0xe6>
  9588. 80081ee: 6820 ldr r0, [r4, #0]
  9589. 80081f0: 6819 ldr r1, [r3, #0]
  9590. 80081f2: f010 0f80 tst.w r0, #128 ; 0x80
  9591. 80081f6: d003 beq.n 8008200 <_printf_i+0xc8>
  9592. 80081f8: 1d08 adds r0, r1, #4
  9593. 80081fa: 6018 str r0, [r3, #0]
  9594. 80081fc: 680b ldr r3, [r1, #0]
  9595. 80081fe: e006 b.n 800820e <_printf_i+0xd6>
  9596. 8008200: f010 0f40 tst.w r0, #64 ; 0x40
  9597. 8008204: f101 0004 add.w r0, r1, #4
  9598. 8008208: 6018 str r0, [r3, #0]
  9599. 800820a: d0f7 beq.n 80081fc <_printf_i+0xc4>
  9600. 800820c: 880b ldrh r3, [r1, #0]
  9601. 800820e: 2a6f cmp r2, #111 ; 0x6f
  9602. 8008210: bf14 ite ne
  9603. 8008212: 220a movne r2, #10
  9604. 8008214: 2208 moveq r2, #8
  9605. 8008216: 4957 ldr r1, [pc, #348] ; (8008374 <_printf_i+0x23c>)
  9606. 8008218: 2000 movs r0, #0
  9607. 800821a: f884 0043 strb.w r0, [r4, #67] ; 0x43
  9608. 800821e: 6865 ldr r5, [r4, #4]
  9609. 8008220: 2d00 cmp r5, #0
  9610. 8008222: 60a5 str r5, [r4, #8]
  9611. 8008224: f2c0 809c blt.w 8008360 <_printf_i+0x228>
  9612. 8008228: 6820 ldr r0, [r4, #0]
  9613. 800822a: f020 0004 bic.w r0, r0, #4
  9614. 800822e: 6020 str r0, [r4, #0]
  9615. 8008230: 2b00 cmp r3, #0
  9616. 8008232: d13f bne.n 80082b4 <_printf_i+0x17c>
  9617. 8008234: 2d00 cmp r5, #0
  9618. 8008236: f040 8095 bne.w 8008364 <_printf_i+0x22c>
  9619. 800823a: 4675 mov r5, lr
  9620. 800823c: 2a08 cmp r2, #8
  9621. 800823e: d10b bne.n 8008258 <_printf_i+0x120>
  9622. 8008240: 6823 ldr r3, [r4, #0]
  9623. 8008242: 07da lsls r2, r3, #31
  9624. 8008244: d508 bpl.n 8008258 <_printf_i+0x120>
  9625. 8008246: 6923 ldr r3, [r4, #16]
  9626. 8008248: 6862 ldr r2, [r4, #4]
  9627. 800824a: 429a cmp r2, r3
  9628. 800824c: bfde ittt le
  9629. 800824e: 2330 movle r3, #48 ; 0x30
  9630. 8008250: f805 3c01 strble.w r3, [r5, #-1]
  9631. 8008254: f105 35ff addle.w r5, r5, #4294967295
  9632. 8008258: ebae 0305 sub.w r3, lr, r5
  9633. 800825c: 6123 str r3, [r4, #16]
  9634. 800825e: f8cd 8000 str.w r8, [sp]
  9635. 8008262: 463b mov r3, r7
  9636. 8008264: aa03 add r2, sp, #12
  9637. 8008266: 4621 mov r1, r4
  9638. 8008268: 4630 mov r0, r6
  9639. 800826a: f7ff feed bl 8008048 <_printf_common>
  9640. 800826e: 3001 adds r0, #1
  9641. 8008270: d155 bne.n 800831e <_printf_i+0x1e6>
  9642. 8008272: f04f 30ff mov.w r0, #4294967295
  9643. 8008276: b005 add sp, #20
  9644. 8008278: e8bd 83f0 ldmia.w sp!, {r4, r5, r6, r7, r8, r9, pc}
  9645. 800827c: f881 2045 strb.w r2, [r1, #69] ; 0x45
  9646. 8008280: 493c ldr r1, [pc, #240] ; (8008374 <_printf_i+0x23c>)
  9647. 8008282: 6822 ldr r2, [r4, #0]
  9648. 8008284: 6818 ldr r0, [r3, #0]
  9649. 8008286: f012 0f80 tst.w r2, #128 ; 0x80
  9650. 800828a: f100 0504 add.w r5, r0, #4
  9651. 800828e: 601d str r5, [r3, #0]
  9652. 8008290: d001 beq.n 8008296 <_printf_i+0x15e>
  9653. 8008292: 6803 ldr r3, [r0, #0]
  9654. 8008294: e002 b.n 800829c <_printf_i+0x164>
  9655. 8008296: 0655 lsls r5, r2, #25
  9656. 8008298: d5fb bpl.n 8008292 <_printf_i+0x15a>
  9657. 800829a: 8803 ldrh r3, [r0, #0]
  9658. 800829c: 07d0 lsls r0, r2, #31
  9659. 800829e: bf44 itt mi
  9660. 80082a0: f042 0220 orrmi.w r2, r2, #32
  9661. 80082a4: 6022 strmi r2, [r4, #0]
  9662. 80082a6: b91b cbnz r3, 80082b0 <_printf_i+0x178>
  9663. 80082a8: 6822 ldr r2, [r4, #0]
  9664. 80082aa: f022 0220 bic.w r2, r2, #32
  9665. 80082ae: 6022 str r2, [r4, #0]
  9666. 80082b0: 2210 movs r2, #16
  9667. 80082b2: e7b1 b.n 8008218 <_printf_i+0xe0>
  9668. 80082b4: 4675 mov r5, lr
  9669. 80082b6: fbb3 f0f2 udiv r0, r3, r2
  9670. 80082ba: fb02 3310 mls r3, r2, r0, r3
  9671. 80082be: 5ccb ldrb r3, [r1, r3]
  9672. 80082c0: f805 3d01 strb.w r3, [r5, #-1]!
  9673. 80082c4: 4603 mov r3, r0
  9674. 80082c6: 2800 cmp r0, #0
  9675. 80082c8: d1f5 bne.n 80082b6 <_printf_i+0x17e>
  9676. 80082ca: e7b7 b.n 800823c <_printf_i+0x104>
  9677. 80082cc: 6808 ldr r0, [r1, #0]
  9678. 80082ce: 681a ldr r2, [r3, #0]
  9679. 80082d0: f010 0f80 tst.w r0, #128 ; 0x80
  9680. 80082d4: 6949 ldr r1, [r1, #20]
  9681. 80082d6: d004 beq.n 80082e2 <_printf_i+0x1aa>
  9682. 80082d8: 1d10 adds r0, r2, #4
  9683. 80082da: 6018 str r0, [r3, #0]
  9684. 80082dc: 6813 ldr r3, [r2, #0]
  9685. 80082de: 6019 str r1, [r3, #0]
  9686. 80082e0: e007 b.n 80082f2 <_printf_i+0x1ba>
  9687. 80082e2: f010 0f40 tst.w r0, #64 ; 0x40
  9688. 80082e6: f102 0004 add.w r0, r2, #4
  9689. 80082ea: 6018 str r0, [r3, #0]
  9690. 80082ec: 6813 ldr r3, [r2, #0]
  9691. 80082ee: d0f6 beq.n 80082de <_printf_i+0x1a6>
  9692. 80082f0: 8019 strh r1, [r3, #0]
  9693. 80082f2: 2300 movs r3, #0
  9694. 80082f4: 4675 mov r5, lr
  9695. 80082f6: 6123 str r3, [r4, #16]
  9696. 80082f8: e7b1 b.n 800825e <_printf_i+0x126>
  9697. 80082fa: 681a ldr r2, [r3, #0]
  9698. 80082fc: 1d11 adds r1, r2, #4
  9699. 80082fe: 6019 str r1, [r3, #0]
  9700. 8008300: 6815 ldr r5, [r2, #0]
  9701. 8008302: 2100 movs r1, #0
  9702. 8008304: 6862 ldr r2, [r4, #4]
  9703. 8008306: 4628 mov r0, r5
  9704. 8008308: f000 f916 bl 8008538 <memchr>
  9705. 800830c: b108 cbz r0, 8008312 <_printf_i+0x1da>
  9706. 800830e: 1b40 subs r0, r0, r5
  9707. 8008310: 6060 str r0, [r4, #4]
  9708. 8008312: 6863 ldr r3, [r4, #4]
  9709. 8008314: 6123 str r3, [r4, #16]
  9710. 8008316: 2300 movs r3, #0
  9711. 8008318: f884 3043 strb.w r3, [r4, #67] ; 0x43
  9712. 800831c: e79f b.n 800825e <_printf_i+0x126>
  9713. 800831e: 6923 ldr r3, [r4, #16]
  9714. 8008320: 462a mov r2, r5
  9715. 8008322: 4639 mov r1, r7
  9716. 8008324: 4630 mov r0, r6
  9717. 8008326: 47c0 blx r8
  9718. 8008328: 3001 adds r0, #1
  9719. 800832a: d0a2 beq.n 8008272 <_printf_i+0x13a>
  9720. 800832c: 6823 ldr r3, [r4, #0]
  9721. 800832e: 079b lsls r3, r3, #30
  9722. 8008330: d507 bpl.n 8008342 <_printf_i+0x20a>
  9723. 8008332: 2500 movs r5, #0
  9724. 8008334: f104 0919 add.w r9, r4, #25
  9725. 8008338: 68e3 ldr r3, [r4, #12]
  9726. 800833a: 9a03 ldr r2, [sp, #12]
  9727. 800833c: 1a9b subs r3, r3, r2
  9728. 800833e: 429d cmp r5, r3
  9729. 8008340: db05 blt.n 800834e <_printf_i+0x216>
  9730. 8008342: 68e0 ldr r0, [r4, #12]
  9731. 8008344: 9b03 ldr r3, [sp, #12]
  9732. 8008346: 4298 cmp r0, r3
  9733. 8008348: bfb8 it lt
  9734. 800834a: 4618 movlt r0, r3
  9735. 800834c: e793 b.n 8008276 <_printf_i+0x13e>
  9736. 800834e: 2301 movs r3, #1
  9737. 8008350: 464a mov r2, r9
  9738. 8008352: 4639 mov r1, r7
  9739. 8008354: 4630 mov r0, r6
  9740. 8008356: 47c0 blx r8
  9741. 8008358: 3001 adds r0, #1
  9742. 800835a: d08a beq.n 8008272 <_printf_i+0x13a>
  9743. 800835c: 3501 adds r5, #1
  9744. 800835e: e7eb b.n 8008338 <_printf_i+0x200>
  9745. 8008360: 2b00 cmp r3, #0
  9746. 8008362: d1a7 bne.n 80082b4 <_printf_i+0x17c>
  9747. 8008364: 780b ldrb r3, [r1, #0]
  9748. 8008366: f104 0542 add.w r5, r4, #66 ; 0x42
  9749. 800836a: f884 3042 strb.w r3, [r4, #66] ; 0x42
  9750. 800836e: e765 b.n 800823c <_printf_i+0x104>
  9751. 8008370: 0800889e .word 0x0800889e
  9752. 8008374: 0800888d .word 0x0800888d
  9753. 08008378 <_putc_r>:
  9754. 8008378: b570 push {r4, r5, r6, lr}
  9755. 800837a: 460d mov r5, r1
  9756. 800837c: 4614 mov r4, r2
  9757. 800837e: 4606 mov r6, r0
  9758. 8008380: b118 cbz r0, 800838a <_putc_r+0x12>
  9759. 8008382: 6983 ldr r3, [r0, #24]
  9760. 8008384: b90b cbnz r3, 800838a <_putc_r+0x12>
  9761. 8008386: f7ff fb81 bl 8007a8c <__sinit>
  9762. 800838a: 4b13 ldr r3, [pc, #76] ; (80083d8 <_putc_r+0x60>)
  9763. 800838c: 429c cmp r4, r3
  9764. 800838e: d112 bne.n 80083b6 <_putc_r+0x3e>
  9765. 8008390: 6874 ldr r4, [r6, #4]
  9766. 8008392: 68a3 ldr r3, [r4, #8]
  9767. 8008394: 3b01 subs r3, #1
  9768. 8008396: 2b00 cmp r3, #0
  9769. 8008398: 60a3 str r3, [r4, #8]
  9770. 800839a: da16 bge.n 80083ca <_putc_r+0x52>
  9771. 800839c: 69a2 ldr r2, [r4, #24]
  9772. 800839e: 4293 cmp r3, r2
  9773. 80083a0: db02 blt.n 80083a8 <_putc_r+0x30>
  9774. 80083a2: b2eb uxtb r3, r5
  9775. 80083a4: 2b0a cmp r3, #10
  9776. 80083a6: d110 bne.n 80083ca <_putc_r+0x52>
  9777. 80083a8: 4622 mov r2, r4
  9778. 80083aa: 4629 mov r1, r5
  9779. 80083ac: 4630 mov r0, r6
  9780. 80083ae: e8bd 4070 ldmia.w sp!, {r4, r5, r6, lr}
  9781. 80083b2: f7ff b9b9 b.w 8007728 <__swbuf_r>
  9782. 80083b6: 4b09 ldr r3, [pc, #36] ; (80083dc <_putc_r+0x64>)
  9783. 80083b8: 429c cmp r4, r3
  9784. 80083ba: d101 bne.n 80083c0 <_putc_r+0x48>
  9785. 80083bc: 68b4 ldr r4, [r6, #8]
  9786. 80083be: e7e8 b.n 8008392 <_putc_r+0x1a>
  9787. 80083c0: 4b07 ldr r3, [pc, #28] ; (80083e0 <_putc_r+0x68>)
  9788. 80083c2: 429c cmp r4, r3
  9789. 80083c4: bf08 it eq
  9790. 80083c6: 68f4 ldreq r4, [r6, #12]
  9791. 80083c8: e7e3 b.n 8008392 <_putc_r+0x1a>
  9792. 80083ca: 6823 ldr r3, [r4, #0]
  9793. 80083cc: b2e8 uxtb r0, r5
  9794. 80083ce: 1c5a adds r2, r3, #1
  9795. 80083d0: 6022 str r2, [r4, #0]
  9796. 80083d2: 701d strb r5, [r3, #0]
  9797. 80083d4: bd70 pop {r4, r5, r6, pc}
  9798. 80083d6: bf00 nop
  9799. 80083d8: 0800883c .word 0x0800883c
  9800. 80083dc: 0800885c .word 0x0800885c
  9801. 80083e0: 0800881c .word 0x0800881c
  9802. 080083e4 <_sbrk_r>:
  9803. 80083e4: b538 push {r3, r4, r5, lr}
  9804. 80083e6: 2300 movs r3, #0
  9805. 80083e8: 4c05 ldr r4, [pc, #20] ; (8008400 <_sbrk_r+0x1c>)
  9806. 80083ea: 4605 mov r5, r0
  9807. 80083ec: 4608 mov r0, r1
  9808. 80083ee: 6023 str r3, [r4, #0]
  9809. 80083f0: f000 f8ec bl 80085cc <_sbrk>
  9810. 80083f4: 1c43 adds r3, r0, #1
  9811. 80083f6: d102 bne.n 80083fe <_sbrk_r+0x1a>
  9812. 80083f8: 6823 ldr r3, [r4, #0]
  9813. 80083fa: b103 cbz r3, 80083fe <_sbrk_r+0x1a>
  9814. 80083fc: 602b str r3, [r5, #0]
  9815. 80083fe: bd38 pop {r3, r4, r5, pc}
  9816. 8008400: 200006ac .word 0x200006ac
  9817. 08008404 <__sread>:
  9818. 8008404: b510 push {r4, lr}
  9819. 8008406: 460c mov r4, r1
  9820. 8008408: f9b1 100e ldrsh.w r1, [r1, #14]
  9821. 800840c: f000 f8a4 bl 8008558 <_read_r>
  9822. 8008410: 2800 cmp r0, #0
  9823. 8008412: bfab itete ge
  9824. 8008414: 6d63 ldrge r3, [r4, #84] ; 0x54
  9825. 8008416: 89a3 ldrhlt r3, [r4, #12]
  9826. 8008418: 181b addge r3, r3, r0
  9827. 800841a: f423 5380 biclt.w r3, r3, #4096 ; 0x1000
  9828. 800841e: bfac ite ge
  9829. 8008420: 6563 strge r3, [r4, #84] ; 0x54
  9830. 8008422: 81a3 strhlt r3, [r4, #12]
  9831. 8008424: bd10 pop {r4, pc}
  9832. 08008426 <__swrite>:
  9833. 8008426: e92d 41f0 stmdb sp!, {r4, r5, r6, r7, r8, lr}
  9834. 800842a: 461f mov r7, r3
  9835. 800842c: 898b ldrh r3, [r1, #12]
  9836. 800842e: 4605 mov r5, r0
  9837. 8008430: 05db lsls r3, r3, #23
  9838. 8008432: 460c mov r4, r1
  9839. 8008434: 4616 mov r6, r2
  9840. 8008436: d505 bpl.n 8008444 <__swrite+0x1e>
  9841. 8008438: 2302 movs r3, #2
  9842. 800843a: 2200 movs r2, #0
  9843. 800843c: f9b1 100e ldrsh.w r1, [r1, #14]
  9844. 8008440: f000 f868 bl 8008514 <_lseek_r>
  9845. 8008444: 89a3 ldrh r3, [r4, #12]
  9846. 8008446: 4632 mov r2, r6
  9847. 8008448: f423 5380 bic.w r3, r3, #4096 ; 0x1000
  9848. 800844c: 81a3 strh r3, [r4, #12]
  9849. 800844e: f9b4 100e ldrsh.w r1, [r4, #14]
  9850. 8008452: 463b mov r3, r7
  9851. 8008454: 4628 mov r0, r5
  9852. 8008456: e8bd 41f0 ldmia.w sp!, {r4, r5, r6, r7, r8, lr}
  9853. 800845a: f000 b817 b.w 800848c <_write_r>
  9854. 0800845e <__sseek>:
  9855. 800845e: b510 push {r4, lr}
  9856. 8008460: 460c mov r4, r1
  9857. 8008462: f9b1 100e ldrsh.w r1, [r1, #14]
  9858. 8008466: f000 f855 bl 8008514 <_lseek_r>
  9859. 800846a: 1c43 adds r3, r0, #1
  9860. 800846c: 89a3 ldrh r3, [r4, #12]
  9861. 800846e: bf15 itete ne
  9862. 8008470: 6560 strne r0, [r4, #84] ; 0x54
  9863. 8008472: f423 5380 biceq.w r3, r3, #4096 ; 0x1000
  9864. 8008476: f443 5380 orrne.w r3, r3, #4096 ; 0x1000
  9865. 800847a: 81a3 strheq r3, [r4, #12]
  9866. 800847c: bf18 it ne
  9867. 800847e: 81a3 strhne r3, [r4, #12]
  9868. 8008480: bd10 pop {r4, pc}
  9869. 08008482 <__sclose>:
  9870. 8008482: f9b1 100e ldrsh.w r1, [r1, #14]
  9871. 8008486: f000 b813 b.w 80084b0 <_close_r>
  9872. ...
  9873. 0800848c <_write_r>:
  9874. 800848c: b538 push {r3, r4, r5, lr}
  9875. 800848e: 4605 mov r5, r0
  9876. 8008490: 4608 mov r0, r1
  9877. 8008492: 4611 mov r1, r2
  9878. 8008494: 2200 movs r2, #0
  9879. 8008496: 4c05 ldr r4, [pc, #20] ; (80084ac <_write_r+0x20>)
  9880. 8008498: 6022 str r2, [r4, #0]
  9881. 800849a: 461a mov r2, r3
  9882. 800849c: f7fe fa6a bl 8006974 <_write>
  9883. 80084a0: 1c43 adds r3, r0, #1
  9884. 80084a2: d102 bne.n 80084aa <_write_r+0x1e>
  9885. 80084a4: 6823 ldr r3, [r4, #0]
  9886. 80084a6: b103 cbz r3, 80084aa <_write_r+0x1e>
  9887. 80084a8: 602b str r3, [r5, #0]
  9888. 80084aa: bd38 pop {r3, r4, r5, pc}
  9889. 80084ac: 200006ac .word 0x200006ac
  9890. 080084b0 <_close_r>:
  9891. 80084b0: b538 push {r3, r4, r5, lr}
  9892. 80084b2: 2300 movs r3, #0
  9893. 80084b4: 4c05 ldr r4, [pc, #20] ; (80084cc <_close_r+0x1c>)
  9894. 80084b6: 4605 mov r5, r0
  9895. 80084b8: 4608 mov r0, r1
  9896. 80084ba: 6023 str r3, [r4, #0]
  9897. 80084bc: f000 f85e bl 800857c <_close>
  9898. 80084c0: 1c43 adds r3, r0, #1
  9899. 80084c2: d102 bne.n 80084ca <_close_r+0x1a>
  9900. 80084c4: 6823 ldr r3, [r4, #0]
  9901. 80084c6: b103 cbz r3, 80084ca <_close_r+0x1a>
  9902. 80084c8: 602b str r3, [r5, #0]
  9903. 80084ca: bd38 pop {r3, r4, r5, pc}
  9904. 80084cc: 200006ac .word 0x200006ac
  9905. 080084d0 <_fstat_r>:
  9906. 80084d0: b538 push {r3, r4, r5, lr}
  9907. 80084d2: 2300 movs r3, #0
  9908. 80084d4: 4c06 ldr r4, [pc, #24] ; (80084f0 <_fstat_r+0x20>)
  9909. 80084d6: 4605 mov r5, r0
  9910. 80084d8: 4608 mov r0, r1
  9911. 80084da: 4611 mov r1, r2
  9912. 80084dc: 6023 str r3, [r4, #0]
  9913. 80084de: f000 f855 bl 800858c <_fstat>
  9914. 80084e2: 1c43 adds r3, r0, #1
  9915. 80084e4: d102 bne.n 80084ec <_fstat_r+0x1c>
  9916. 80084e6: 6823 ldr r3, [r4, #0]
  9917. 80084e8: b103 cbz r3, 80084ec <_fstat_r+0x1c>
  9918. 80084ea: 602b str r3, [r5, #0]
  9919. 80084ec: bd38 pop {r3, r4, r5, pc}
  9920. 80084ee: bf00 nop
  9921. 80084f0: 200006ac .word 0x200006ac
  9922. 080084f4 <_isatty_r>:
  9923. 80084f4: b538 push {r3, r4, r5, lr}
  9924. 80084f6: 2300 movs r3, #0
  9925. 80084f8: 4c05 ldr r4, [pc, #20] ; (8008510 <_isatty_r+0x1c>)
  9926. 80084fa: 4605 mov r5, r0
  9927. 80084fc: 4608 mov r0, r1
  9928. 80084fe: 6023 str r3, [r4, #0]
  9929. 8008500: f000 f84c bl 800859c <_isatty>
  9930. 8008504: 1c43 adds r3, r0, #1
  9931. 8008506: d102 bne.n 800850e <_isatty_r+0x1a>
  9932. 8008508: 6823 ldr r3, [r4, #0]
  9933. 800850a: b103 cbz r3, 800850e <_isatty_r+0x1a>
  9934. 800850c: 602b str r3, [r5, #0]
  9935. 800850e: bd38 pop {r3, r4, r5, pc}
  9936. 8008510: 200006ac .word 0x200006ac
  9937. 08008514 <_lseek_r>:
  9938. 8008514: b538 push {r3, r4, r5, lr}
  9939. 8008516: 4605 mov r5, r0
  9940. 8008518: 4608 mov r0, r1
  9941. 800851a: 4611 mov r1, r2
  9942. 800851c: 2200 movs r2, #0
  9943. 800851e: 4c05 ldr r4, [pc, #20] ; (8008534 <_lseek_r+0x20>)
  9944. 8008520: 6022 str r2, [r4, #0]
  9945. 8008522: 461a mov r2, r3
  9946. 8008524: f000 f842 bl 80085ac <_lseek>
  9947. 8008528: 1c43 adds r3, r0, #1
  9948. 800852a: d102 bne.n 8008532 <_lseek_r+0x1e>
  9949. 800852c: 6823 ldr r3, [r4, #0]
  9950. 800852e: b103 cbz r3, 8008532 <_lseek_r+0x1e>
  9951. 8008530: 602b str r3, [r5, #0]
  9952. 8008532: bd38 pop {r3, r4, r5, pc}
  9953. 8008534: 200006ac .word 0x200006ac
  9954. 08008538 <memchr>:
  9955. 8008538: b510 push {r4, lr}
  9956. 800853a: b2c9 uxtb r1, r1
  9957. 800853c: 4402 add r2, r0
  9958. 800853e: 4290 cmp r0, r2
  9959. 8008540: 4603 mov r3, r0
  9960. 8008542: d101 bne.n 8008548 <memchr+0x10>
  9961. 8008544: 2000 movs r0, #0
  9962. 8008546: bd10 pop {r4, pc}
  9963. 8008548: 781c ldrb r4, [r3, #0]
  9964. 800854a: 3001 adds r0, #1
  9965. 800854c: 428c cmp r4, r1
  9966. 800854e: d1f6 bne.n 800853e <memchr+0x6>
  9967. 8008550: 4618 mov r0, r3
  9968. 8008552: bd10 pop {r4, pc}
  9969. 08008554 <__malloc_lock>:
  9970. 8008554: 4770 bx lr
  9971. 08008556 <__malloc_unlock>:
  9972. 8008556: 4770 bx lr
  9973. 08008558 <_read_r>:
  9974. 8008558: b538 push {r3, r4, r5, lr}
  9975. 800855a: 4605 mov r5, r0
  9976. 800855c: 4608 mov r0, r1
  9977. 800855e: 4611 mov r1, r2
  9978. 8008560: 2200 movs r2, #0
  9979. 8008562: 4c05 ldr r4, [pc, #20] ; (8008578 <_read_r+0x20>)
  9980. 8008564: 6022 str r2, [r4, #0]
  9981. 8008566: 461a mov r2, r3
  9982. 8008568: f000 f828 bl 80085bc <_read>
  9983. 800856c: 1c43 adds r3, r0, #1
  9984. 800856e: d102 bne.n 8008576 <_read_r+0x1e>
  9985. 8008570: 6823 ldr r3, [r4, #0]
  9986. 8008572: b103 cbz r3, 8008576 <_read_r+0x1e>
  9987. 8008574: 602b str r3, [r5, #0]
  9988. 8008576: bd38 pop {r3, r4, r5, pc}
  9989. 8008578: 200006ac .word 0x200006ac
  9990. 0800857c <_close>:
  9991. 800857c: 2258 movs r2, #88 ; 0x58
  9992. 800857e: 4b02 ldr r3, [pc, #8] ; (8008588 <_close+0xc>)
  9993. 8008580: f04f 30ff mov.w r0, #4294967295
  9994. 8008584: 601a str r2, [r3, #0]
  9995. 8008586: 4770 bx lr
  9996. 8008588: 200006ac .word 0x200006ac
  9997. 0800858c <_fstat>:
  9998. 800858c: 2258 movs r2, #88 ; 0x58
  9999. 800858e: 4b02 ldr r3, [pc, #8] ; (8008598 <_fstat+0xc>)
  10000. 8008590: f04f 30ff mov.w r0, #4294967295
  10001. 8008594: 601a str r2, [r3, #0]
  10002. 8008596: 4770 bx lr
  10003. 8008598: 200006ac .word 0x200006ac
  10004. 0800859c <_isatty>:
  10005. 800859c: 2258 movs r2, #88 ; 0x58
  10006. 800859e: 4b02 ldr r3, [pc, #8] ; (80085a8 <_isatty+0xc>)
  10007. 80085a0: 2000 movs r0, #0
  10008. 80085a2: 601a str r2, [r3, #0]
  10009. 80085a4: 4770 bx lr
  10010. 80085a6: bf00 nop
  10011. 80085a8: 200006ac .word 0x200006ac
  10012. 080085ac <_lseek>:
  10013. 80085ac: 2258 movs r2, #88 ; 0x58
  10014. 80085ae: 4b02 ldr r3, [pc, #8] ; (80085b8 <_lseek+0xc>)
  10015. 80085b0: f04f 30ff mov.w r0, #4294967295
  10016. 80085b4: 601a str r2, [r3, #0]
  10017. 80085b6: 4770 bx lr
  10018. 80085b8: 200006ac .word 0x200006ac
  10019. 080085bc <_read>:
  10020. 80085bc: 2258 movs r2, #88 ; 0x58
  10021. 80085be: 4b02 ldr r3, [pc, #8] ; (80085c8 <_read+0xc>)
  10022. 80085c0: f04f 30ff mov.w r0, #4294967295
  10023. 80085c4: 601a str r2, [r3, #0]
  10024. 80085c6: 4770 bx lr
  10025. 80085c8: 200006ac .word 0x200006ac
  10026. 080085cc <_sbrk>:
  10027. 80085cc: 4b04 ldr r3, [pc, #16] ; (80085e0 <_sbrk+0x14>)
  10028. 80085ce: 4602 mov r2, r0
  10029. 80085d0: 6819 ldr r1, [r3, #0]
  10030. 80085d2: b909 cbnz r1, 80085d8 <_sbrk+0xc>
  10031. 80085d4: 4903 ldr r1, [pc, #12] ; (80085e4 <_sbrk+0x18>)
  10032. 80085d6: 6019 str r1, [r3, #0]
  10033. 80085d8: 6818 ldr r0, [r3, #0]
  10034. 80085da: 4402 add r2, r0
  10035. 80085dc: 601a str r2, [r3, #0]
  10036. 80085de: 4770 bx lr
  10037. 80085e0: 20000380 .word 0x20000380
  10038. 80085e4: 200006b0 .word 0x200006b0
  10039. 080085e8 <_init>:
  10040. 80085e8: b5f8 push {r3, r4, r5, r6, r7, lr}
  10041. 80085ea: bf00 nop
  10042. 80085ec: bcf8 pop {r3, r4, r5, r6, r7}
  10043. 80085ee: bc08 pop {r3}
  10044. 80085f0: 469e mov lr, r3
  10045. 80085f2: 4770 bx lr
  10046. 080085f4 <_fini>:
  10047. 80085f4: b5f8 push {r3, r4, r5, r6, r7, lr}
  10048. 80085f6: bf00 nop
  10049. 80085f8: bcf8 pop {r3, r4, r5, r6, r7}
  10050. 80085fa: bc08 pop {r3}
  10051. 80085fc: 469e mov lr, r3
  10052. 80085fe: 4770 bx lr