|
|
@@ -0,0 +1,675 @@
|
|
|
1
|
+/*
|
|
|
2
|
+ * zig_operate.c
|
|
|
3
|
+ *
|
|
|
4
|
+ * Created on: 2019. 7. 26.
|
|
|
5
|
+ * Author: parkyj
|
|
|
6
|
+ */
|
|
|
7
|
+#include "zig_operate.h"
|
|
|
8
|
+uint8_t Prev_data[INDEX_BLUE_EOF + 1];
|
|
|
9
|
+uint8_t Flash_Save_data[INDEX_BLUE_EOF + 1];
|
|
|
10
|
+
|
|
|
11
|
+
|
|
|
12
|
+/* * * * * * * #define Struct* * * * * * * */
|
|
|
13
|
+PLL_Setting_st Pll_1_8GHz_DL = {
|
|
|
14
|
+ PLL_CLK_GPIO_Port,
|
|
|
15
|
+ PLL_CLK_Pin,
|
|
|
16
|
+ PLL_DATA_GPIO_Port,
|
|
|
17
|
+ PLL_DATA_Pin,
|
|
|
18
|
+ PLL_EN_1_8G_DL_GPIO_Port,
|
|
|
19
|
+ PLL_EN_1_8G_DL_Pin,
|
|
|
20
|
+};
|
|
|
21
|
+PLL_Setting_st Pll_1_8GHz_UL = {
|
|
|
22
|
+ PLL_CLK_GPIO_Port,
|
|
|
23
|
+ PLL_CLK_Pin,
|
|
|
24
|
+ PLL_DATA_GPIO_Port,
|
|
|
25
|
+ PLL_DATA_Pin,
|
|
|
26
|
+ PLL_EN_1_8G_UL_GPIO_Port,
|
|
|
27
|
+ PLL_EN_1_8G_UL_Pin,
|
|
|
28
|
+};
|
|
|
29
|
+PLL_Setting_st Pll_2_1GHz_DL = {
|
|
|
30
|
+ PLL_CLK_GPIO_Port,
|
|
|
31
|
+ PLL_CLK_Pin,
|
|
|
32
|
+ PLL_DATA_GPIO_Port,
|
|
|
33
|
+ PLL_DATA_Pin,
|
|
|
34
|
+ PLL_EN_2_1G_DL_GPIO_Port,
|
|
|
35
|
+ PLL_EN_2_1G_DL_Pin,
|
|
|
36
|
+};
|
|
|
37
|
+PLL_Setting_st Pll_2_1GHz_UL = {
|
|
|
38
|
+ PLL_CLK_GPIO_Port,
|
|
|
39
|
+ PLL_CLK_Pin,
|
|
|
40
|
+ PLL_DATA_GPIO_Port,
|
|
|
41
|
+ PLL_DATA_Pin,
|
|
|
42
|
+ PLL_EN_2_1G_UL_GPIO_Port,
|
|
|
43
|
+ PLL_EN_2_1G_UL_Pin,
|
|
|
44
|
+};
|
|
|
45
|
+/* * * * * * * * NOT YET * * * * * * * */
|
|
|
46
|
+PLL_Setting_st Pll_3_5GHz_DL = {
|
|
|
47
|
+ ATT_CLK_3_5G_GPIO_Port,
|
|
|
48
|
+ ATT_EN_3_5G_Pin,
|
|
|
49
|
+ PLL_DATA_GPIO_Port,
|
|
|
50
|
+ PLL_DATA_Pin,
|
|
|
51
|
+ PLL_EN_2_1G_DL_GPIO_Port,
|
|
|
52
|
+ PLL_EN_2_1G_DL_Pin,
|
|
|
53
|
+};
|
|
|
54
|
+PLL_Setting_st Pll_3_5GHz_UL = {
|
|
|
55
|
+ PLL_CLK_GPIO_Port,
|
|
|
56
|
+ PLL_CLK_Pin,
|
|
|
57
|
+ PLL_DATA_GPIO_Port,
|
|
|
58
|
+ PLL_DATA_Pin,
|
|
|
59
|
+ PLL_EN_2_1G_UL_GPIO_Port,
|
|
|
60
|
+ PLL_EN_2_1G_UL_Pin,
|
|
|
61
|
+};
|
|
|
62
|
+/* * * * * * * * ATTEN * * * * * * * */
|
|
|
63
|
+ATTEN_Setting_st Atten_1_8Ghz_DL1 ={
|
|
|
64
|
+ ATT_CLK_GPIO_Port,
|
|
|
65
|
+ ATT_CLK_Pin,
|
|
|
66
|
+ ATT_DATA_GPIO_Port,
|
|
|
67
|
+ ATT_DATA_Pin,
|
|
|
68
|
+ ATT_EN_1_8G_DL1_GPIO_Port,
|
|
|
69
|
+ ATT_EN_1_8G_DL1_Pin,
|
|
|
70
|
+ PATH_EN_1_8G_DL_GPIO_Port,
|
|
|
71
|
+ PATH_EN_1_8G_DL_Pin,
|
|
|
72
|
+};
|
|
|
73
|
+
|
|
|
74
|
+ATTEN_Setting_st Atten_1_8Ghz_DL2 ={
|
|
|
75
|
+ ATT_CLK_GPIO_Port,
|
|
|
76
|
+ ATT_CLK_Pin,
|
|
|
77
|
+ ATT_DATA_GPIO_Port,
|
|
|
78
|
+ ATT_DATA_Pin,
|
|
|
79
|
+ ATT_EN_1_8G_DL2_GPIO_Port,
|
|
|
80
|
+ ATT_EN_1_8G_DL2_Pin,
|
|
|
81
|
+ PATH_EN_1_8G_DL_GPIO_Port,
|
|
|
82
|
+ PATH_EN_1_8G_DL_Pin,
|
|
|
83
|
+};
|
|
|
84
|
+ATTEN_Setting_st Atten_1_8Ghz_UL1 ={
|
|
|
85
|
+ ATT_CLK_GPIO_Port,
|
|
|
86
|
+ ATT_CLK_Pin,
|
|
|
87
|
+ ATT_DATA_GPIO_Port,
|
|
|
88
|
+ ATT_DATA_Pin,
|
|
|
89
|
+ ATT_EN_1_8G_UL1_GPIO_Port,
|
|
|
90
|
+ ATT_EN_1_8G_UL1_Pin,
|
|
|
91
|
+ PATH_EN_1_8G_UL_GPIO_Port,
|
|
|
92
|
+ PATH_EN_1_8G_UL_Pin,
|
|
|
93
|
+};
|
|
|
94
|
+ATTEN_Setting_st Atten_1_8Ghz_UL2 ={
|
|
|
95
|
+ ATT_CLK_GPIO_Port,
|
|
|
96
|
+ ATT_CLK_Pin,
|
|
|
97
|
+ ATT_DATA_GPIO_Port,
|
|
|
98
|
+ ATT_DATA_Pin,
|
|
|
99
|
+ ATT_EN_1_8G_UL2_GPIO_Port,
|
|
|
100
|
+ ATT_EN_1_8G_UL2_Pin,
|
|
|
101
|
+ PATH_EN_1_8G_UL_GPIO_Port,
|
|
|
102
|
+ PATH_EN_1_8G_UL_Pin,
|
|
|
103
|
+};
|
|
|
104
|
+ATTEN_Setting_st Atten_1_8Ghz_UL3 ={
|
|
|
105
|
+ ATT_CLK_GPIO_Port,
|
|
|
106
|
+ ATT_CLK_Pin,
|
|
|
107
|
+ ATT_DATA_GPIO_Port,
|
|
|
108
|
+ ATT_DATA_Pin,
|
|
|
109
|
+ ATT_EN_1_8G_UL3_GPIO_Port,
|
|
|
110
|
+ ATT_EN_1_8G_UL3_Pin,
|
|
|
111
|
+ PATH_EN_1_8G_UL_GPIO_Port,
|
|
|
112
|
+ PATH_EN_1_8G_UL_Pin,
|
|
|
113
|
+};
|
|
|
114
|
+ATTEN_Setting_st Atten_1_8Ghz_UL4 ={
|
|
|
115
|
+ ATT_CLK_GPIO_Port,
|
|
|
116
|
+ ATT_CLK_Pin,
|
|
|
117
|
+ ATT_DATA_GPIO_Port,
|
|
|
118
|
+ ATT_DATA_Pin,
|
|
|
119
|
+ ATT_EN_1_8G_UL4_GPIO_Port,
|
|
|
120
|
+ ATT_EN_1_8G_UL4_Pin,
|
|
|
121
|
+ PATH_EN_1_8G_UL_GPIO_Port,
|
|
|
122
|
+ PATH_EN_1_8G_UL_Pin,
|
|
|
123
|
+};
|
|
|
124
|
+ATTEN_Setting_st Atten_2_1Ghz_DL1 ={
|
|
|
125
|
+ ATT_CLK_GPIO_Port,
|
|
|
126
|
+ ATT_CLK_Pin,
|
|
|
127
|
+ ATT_DATA_GPIO_Port,
|
|
|
128
|
+ ATT_DATA_Pin,
|
|
|
129
|
+ ATT_EN_2_1G_DL1_GPIO_Port,
|
|
|
130
|
+ ATT_EN_2_1G_DL1_Pin,
|
|
|
131
|
+ PATH_EN_2_1G_DL_GPIO_Port,
|
|
|
132
|
+ PATH_EN_2_1G_DL_Pin,
|
|
|
133
|
+};
|
|
|
134
|
+ATTEN_Setting_st Atten_2_1Ghz_DL2 ={
|
|
|
135
|
+ ATT_CLK_GPIO_Port,
|
|
|
136
|
+ ATT_CLK_Pin,
|
|
|
137
|
+ ATT_DATA_GPIO_Port,
|
|
|
138
|
+ ATT_DATA_Pin,
|
|
|
139
|
+ ATT_EN_2_1G_DL2_GPIO_Port,
|
|
|
140
|
+ ATT_EN_2_1G_DL2_Pin,
|
|
|
141
|
+ PATH_EN_2_1G_DL_GPIO_Port,
|
|
|
142
|
+ PATH_EN_2_1G_DL_Pin,
|
|
|
143
|
+};
|
|
|
144
|
+
|
|
|
145
|
+ATTEN_Setting_st Atten_2_1Ghz_UL1 ={
|
|
|
146
|
+ ATT_CLK_GPIO_Port,
|
|
|
147
|
+ ATT_CLK_Pin,
|
|
|
148
|
+ ATT_DATA_GPIO_Port,
|
|
|
149
|
+ ATT_DATA_Pin,
|
|
|
150
|
+ ATT_EN_2_1G_UL1_GPIO_Port,
|
|
|
151
|
+ ATT_EN_2_1G_UL1_Pin,
|
|
|
152
|
+ PATH_EN_2_1G_UL_GPIO_Port,
|
|
|
153
|
+ PATH_EN_2_1G_UL_Pin,
|
|
|
154
|
+};
|
|
|
155
|
+ATTEN_Setting_st Atten_2_1Ghz_UL2 ={
|
|
|
156
|
+ ATT_CLK_GPIO_Port,
|
|
|
157
|
+ ATT_CLK_Pin,
|
|
|
158
|
+ ATT_DATA_GPIO_Port,
|
|
|
159
|
+ ATT_DATA_Pin,
|
|
|
160
|
+ ATT_EN_2_1G_UL2_GPIO_Port,
|
|
|
161
|
+ ATT_EN_2_1G_UL2_Pin,
|
|
|
162
|
+ PATH_EN_2_1G_UL_GPIO_Port,
|
|
|
163
|
+ PATH_EN_2_1G_UL_Pin,
|
|
|
164
|
+};
|
|
|
165
|
+ATTEN_Setting_st Atten_2_1Ghz_UL3 ={
|
|
|
166
|
+ ATT_CLK_GPIO_Port,
|
|
|
167
|
+ ATT_CLK_Pin,
|
|
|
168
|
+ ATT_DATA_GPIO_Port,
|
|
|
169
|
+ ATT_DATA_Pin,
|
|
|
170
|
+ ATT_EN_2_1G_UL3_GPIO_Port,
|
|
|
171
|
+ ATT_EN_2_1G_UL3_Pin,
|
|
|
172
|
+ PATH_EN_2_1G_UL_GPIO_Port,
|
|
|
173
|
+ PATH_EN_2_1G_UL_Pin,
|
|
|
174
|
+};
|
|
|
175
|
+ATTEN_Setting_st Atten_2_1Ghz_UL4 ={
|
|
|
176
|
+ ATT_CLK_GPIO_Port,
|
|
|
177
|
+ ATT_CLK_Pin,
|
|
|
178
|
+ ATT_DATA_GPIO_Port,
|
|
|
179
|
+ ATT_DATA_Pin,
|
|
|
180
|
+ ATT_EN_2_1G_UL4_GPIO_Port,
|
|
|
181
|
+ ATT_EN_2_1G_UL4_Pin,
|
|
|
182
|
+ PATH_EN_2_1G_UL_GPIO_Port,
|
|
|
183
|
+ PATH_EN_2_1G_UL_Pin,
|
|
|
184
|
+};
|
|
|
185
|
+
|
|
|
186
|
+
|
|
|
187
|
+bool RF_Data_Check(uint8_t* data_buf){
|
|
|
188
|
+ bool ret = false;
|
|
|
189
|
+ bool crcret = STH30_CheckCrc(&data_buf[Type], data_buf[Length], data_buf[data_buf[Crcindex]]);
|
|
|
190
|
+ if(data_buf[Header] == BLUECELL_HEADER){ /*HEADER CHECK*/
|
|
|
191
|
+ ret= true;
|
|
|
192
|
+ }
|
|
|
193
|
+ if(crcret == true){/*CRC CHECK*/
|
|
|
194
|
+ ret = true;
|
|
|
195
|
+ }else{
|
|
|
196
|
+ ret = false;
|
|
|
197
|
+// printf("Recv CRC Value : \"%d\"\r\n Create CRC Value : \"%d\" \r\n",data_buf[data_buf[Crcindex]],STH30_CreateCrc(&data_buf[Type], data_buf[Length]));
|
|
|
198
|
+ }
|
|
|
199
|
+// printf("CRC Result : \"%d\" \r\n",ret);
|
|
|
200
|
+ return ret;
|
|
|
201
|
+
|
|
|
202
|
+}
|
|
|
203
|
+
|
|
|
204
|
+PLL_Setting_st Pll_3_5_H = {
|
|
|
205
|
+ PLL_CLK_3_5G_GPIO_Port,
|
|
|
206
|
+ PLL_CLK_3_5G_Pin,
|
|
|
207
|
+ PLL_DATA_3_5G_GPIO_Port,
|
|
|
208
|
+ PLL_DATA_3_5G_Pin,
|
|
|
209
|
+ PLL_EN_3_5G_H_GPIO_Port,
|
|
|
210
|
+ PLL_EN_3_5G_H_Pin,
|
|
|
211
|
+ };
|
|
|
212
|
+ PLL_Setting_st Pll_3_5_L = {
|
|
|
213
|
+ PLL_CLK_3_5G_GPIO_Port,
|
|
|
214
|
+ PLL_CLK_3_5G_Pin,
|
|
|
215
|
+ PLL_DATA_3_5G_GPIO_Port,
|
|
|
216
|
+ PLL_DATA_3_5G_Pin,
|
|
|
217
|
+ PLL_EN_3_5G_L_GPIO_Port,
|
|
|
218
|
+ PLL_EN_3_5G_L_Pin,
|
|
|
219
|
+ };
|
|
|
220
|
+void RF_Status_Get(void){
|
|
|
221
|
+// printf("\r\nYJ2 : Prev_data[INDEX_DET_1_8G_DL_IN_L ] : %x\r\n",Prev_data[INDEX_DET_1_8G_DL_IN_L]);
|
|
|
222
|
+ Prev_data[INDEX_BLUE_HEADER] = BLUECELL_HEADER;
|
|
|
223
|
+ Prev_data[INDEX_BLUE_TYPE] = TYPE_BLUECELL_GET;
|
|
|
224
|
+ Prev_data[INDEX_BLUE_LENGTH] = INDEX_BLUE_EOF - 2;
|
|
|
225
|
+ Prev_data[INDEX_BLUE_CRCINDEX] = INDEX_BLUE_CRC;
|
|
|
226
|
+ Prev_data[INDEX_BLUE_CRC] = STH30_CreateCrc(&Prev_data[Type], Prev_data[Length]);
|
|
|
227
|
+ Prev_data[INDEX_BLUE_EOF] = BLUECELL_TAILER;
|
|
|
228
|
+ HAL_UART_Transmit_DMA(&huart1,&Prev_data[INDEX_BLUE_HEADER],INDEX_BLUE_EOF + 1);
|
|
|
229
|
+// printf("\r\nYJ : %x",ADCvalue[0]);
|
|
|
230
|
+// printf("\r\n");
|
|
|
231
|
+
|
|
|
232
|
+}
|
|
|
233
|
+static uint8_t Ack_Buf[6];
|
|
|
234
|
+void RF_Status_Ack(void){
|
|
|
235
|
+// printf("\r\nYJ2 : Prev_data[INDEX_DET_1_8G_DL_IN_L ] : %x\r\n",Prev_data[INDEX_DET_1_8G_DL_IN_L]);
|
|
|
236
|
+ Ack_Buf[INDEX_BLUE_HEADER] = BLUECELL_HEADER;
|
|
|
237
|
+ Ack_Buf[INDEX_BLUE_TYPE] = TYPE_BLUECELL_ACK;
|
|
|
238
|
+ Ack_Buf[INDEX_BLUE_LENGTH] = 3;
|
|
|
239
|
+ Ack_Buf[INDEX_BLUE_CRCINDEX + 0] = INDEX_BLUE_CRCINDEX + 1;
|
|
|
240
|
+ Ack_Buf[INDEX_BLUE_CRCINDEX + 1] = STH30_CreateCrc(&Ack_Buf[Type], Ack_Buf[Length]);
|
|
|
241
|
+ Ack_Buf[INDEX_BLUE_CRCINDEX + 2] = BLUECELL_TAILER;
|
|
|
242
|
+ HAL_UART_Transmit_DMA(&huart1,&Ack_Buf[INDEX_BLUE_HEADER],Ack_Buf[INDEX_BLUE_LENGTH] + 3);
|
|
|
243
|
+// printf("\r\nYJ : %x",ADCvalue[0]);
|
|
|
244
|
+// printf("\r\n");
|
|
|
245
|
+
|
|
|
246
|
+}
|
|
|
247
|
+
|
|
|
248
|
+void RF_Operate(uint8_t* data_buf){
|
|
|
249
|
+ uint16_t temp_val = 0;
|
|
|
250
|
+ uint8_t ADC_Modify = 0;
|
|
|
251
|
+ ADF4153_R_N_Reg_st temp_reg;
|
|
|
252
|
+// printf("Prev_data[INDEX_ATT_1_8G_DL1] : %x data_buf[INDEX_ATT_1_8G_DL1] : %x\r\n",Prev_data[INDEX_ATT_1_8G_DL1],data_buf[INDEX_ATT_1_8G_DL1]);
|
|
|
253
|
+ if(Prev_data[INDEX_ATT_1_8G_DL1] != data_buf[INDEX_ATT_1_8G_DL1]){
|
|
|
254
|
+ BDA4601_atten_ctrl(BDA4601_1_8G_DL1,(data_buf[INDEX_ATT_1_8G_DL1]));
|
|
|
255
|
+ Prev_data[INDEX_ATT_1_8G_DL1] = data_buf[INDEX_ATT_1_8G_DL1];
|
|
|
256
|
+ }
|
|
|
257
|
+ if(Prev_data[INDEX_ATT_1_8G_DL2] != data_buf[INDEX_ATT_1_8G_DL2]){
|
|
|
258
|
+ BDA4601_atten_ctrl(BDA4601_1_8G_DL2,(data_buf[INDEX_ATT_1_8G_DL2]));
|
|
|
259
|
+ Prev_data[INDEX_ATT_1_8G_DL2] = data_buf[INDEX_ATT_1_8G_DL2];
|
|
|
260
|
+ }
|
|
|
261
|
+ if(Prev_data[INDEX_ATT_1_8G_UL1] != data_buf[INDEX_ATT_1_8G_UL1]){
|
|
|
262
|
+ BDA4601_atten_ctrl(BDA4601_1_8G_UL1,(data_buf[INDEX_ATT_1_8G_UL1]));
|
|
|
263
|
+ Prev_data[INDEX_ATT_1_8G_UL1] = data_buf[INDEX_ATT_1_8G_UL1];
|
|
|
264
|
+ }
|
|
|
265
|
+ if(Prev_data[INDEX_ATT_1_8G_UL2] != data_buf[INDEX_ATT_1_8G_UL2]){
|
|
|
266
|
+ BDA4601_atten_ctrl(BDA4601_1_8G_UL2,(data_buf[INDEX_ATT_1_8G_UL2]));
|
|
|
267
|
+ Prev_data[INDEX_ATT_1_8G_UL2] = data_buf[INDEX_ATT_1_8G_UL2];
|
|
|
268
|
+ }
|
|
|
269
|
+ if(Prev_data[INDEX_ATT_1_8G_UL3] != data_buf[INDEX_ATT_1_8G_UL3]){
|
|
|
270
|
+ BDA4601_atten_ctrl(BDA4601_1_8G_UL3,(data_buf[INDEX_ATT_1_8G_UL3]));
|
|
|
271
|
+ Prev_data[INDEX_ATT_1_8G_UL3] = data_buf[INDEX_ATT_1_8G_UL3];
|
|
|
272
|
+
|
|
|
273
|
+ }
|
|
|
274
|
+ if(Prev_data[INDEX_ATT_1_8G_UL4] != data_buf[INDEX_ATT_1_8G_UL4]){
|
|
|
275
|
+ BDA4601_atten_ctrl(BDA4601_1_8G_UL4,(data_buf[INDEX_ATT_1_8G_UL4]));
|
|
|
276
|
+ Prev_data[INDEX_ATT_1_8G_UL4] = data_buf[INDEX_ATT_1_8G_UL4];
|
|
|
277
|
+
|
|
|
278
|
+ }
|
|
|
279
|
+ if(Prev_data[INDEX_ATT_2_1G_DL1] != data_buf[INDEX_ATT_2_1G_DL1]){
|
|
|
280
|
+ BDA4601_atten_ctrl(BDA4601_2_1G_DL1,(data_buf[INDEX_ATT_2_1G_DL1]));
|
|
|
281
|
+ Prev_data[INDEX_ATT_2_1G_DL1] = data_buf[INDEX_ATT_2_1G_DL1];
|
|
|
282
|
+
|
|
|
283
|
+ }
|
|
|
284
|
+ if(Prev_data[INDEX_ATT_2_1G_DL2] != data_buf[INDEX_ATT_2_1G_DL2]){
|
|
|
285
|
+ BDA4601_atten_ctrl(BDA4601_2_1G_DL2,(data_buf[INDEX_ATT_2_1G_DL2]));
|
|
|
286
|
+ Prev_data[INDEX_ATT_2_1G_DL2] = data_buf[INDEX_ATT_2_1G_DL2];
|
|
|
287
|
+
|
|
|
288
|
+ }
|
|
|
289
|
+ if(Prev_data[INDEX_ATT_2_1G_UL1] != data_buf[INDEX_ATT_2_1G_UL1]){
|
|
|
290
|
+ BDA4601_atten_ctrl(BDA4601_2_1G_UL1,(data_buf[INDEX_ATT_2_1G_UL1]));
|
|
|
291
|
+ Prev_data[INDEX_ATT_2_1G_UL1] = data_buf[INDEX_ATT_2_1G_UL1];
|
|
|
292
|
+
|
|
|
293
|
+ }
|
|
|
294
|
+ if(Prev_data[INDEX_ATT_2_1G_UL2] != data_buf[INDEX_ATT_2_1G_UL2]){
|
|
|
295
|
+ BDA4601_atten_ctrl(BDA4601_2_1G_UL2,(data_buf[INDEX_ATT_2_1G_UL2]));
|
|
|
296
|
+ Prev_data[INDEX_ATT_2_1G_UL2] = data_buf[INDEX_ATT_2_1G_UL2];
|
|
|
297
|
+
|
|
|
298
|
+ }
|
|
|
299
|
+ if(Prev_data[INDEX_ATT_2_1G_UL3] != data_buf[INDEX_ATT_2_1G_UL3]){
|
|
|
300
|
+ BDA4601_atten_ctrl(BDA4601_2_1G_UL3,(data_buf[INDEX_ATT_2_1G_UL3]));
|
|
|
301
|
+ Prev_data[INDEX_ATT_2_1G_UL3] = data_buf[INDEX_ATT_2_1G_UL3];
|
|
|
302
|
+ }
|
|
|
303
|
+ if(Prev_data[INDEX_ATT_2_1G_UL4] != data_buf[INDEX_ATT_2_1G_UL4]){
|
|
|
304
|
+ BDA4601_atten_ctrl(BDA4601_2_1G_UL4,(data_buf[INDEX_ATT_2_1G_UL4]));
|
|
|
305
|
+ Prev_data[INDEX_ATT_2_1G_UL4] = data_buf[INDEX_ATT_2_1G_UL4];
|
|
|
306
|
+ }
|
|
|
307
|
+ if( (Prev_data[INDEX_ATT_3_5G_LOW1] != data_buf[INDEX_ATT_3_5G_LOW1])
|
|
|
308
|
+ ||(Prev_data[INDEX_ATT_3_5G_HIGH1] != data_buf[INDEX_ATT_3_5G_HIGH1])
|
|
|
309
|
+ ||(Prev_data[INDEX_ATT_3_5G_COM1] != data_buf[INDEX_ATT_3_5G_COM1])
|
|
|
310
|
+ ||(Prev_data[INDEX_ATT_3_5G_LOW2] != data_buf[INDEX_ATT_3_5G_LOW2])
|
|
|
311
|
+ ||(Prev_data[INDEX_ATT_3_5G_HIGH2] != data_buf[INDEX_ATT_3_5G_HIGH2])
|
|
|
312
|
+ ||(Prev_data[INDEX_ATT_3_5G_COM2] != data_buf[INDEX_ATT_3_5G_COM2])
|
|
|
313
|
+ ){
|
|
|
314
|
+ ALL_ATT_3_5G.data0 = Prev_data[INDEX_ATT_3_5G_LOW1] = data_buf[INDEX_ATT_3_5G_LOW1];
|
|
|
315
|
+ ALL_ATT_3_5G.data1 = Prev_data[INDEX_ATT_3_5G_HIGH1] = data_buf[INDEX_ATT_3_5G_HIGH1];
|
|
|
316
|
+ ALL_ATT_3_5G.data2 = Prev_data[INDEX_ATT_3_5G_COM1] = data_buf[INDEX_ATT_3_5G_COM1];
|
|
|
317
|
+ ALL_ATT_3_5G.data3 = Prev_data[INDEX_ATT_3_5G_LOW2] = data_buf[INDEX_ATT_3_5G_LOW2];
|
|
|
318
|
+ ALL_ATT_3_5G.data4 = Prev_data[INDEX_ATT_3_5G_HIGH2] = data_buf[INDEX_ATT_3_5G_HIGH2];
|
|
|
319
|
+ ALL_ATT_3_5G.data5 = Prev_data[INDEX_ATT_3_5G_COM2] = data_buf[INDEX_ATT_3_5G_COM2];
|
|
|
320
|
+ PE43711_ALL_atten_ctrl(ALL_ATT_3_5G);
|
|
|
321
|
+ }
|
|
|
322
|
+ if((Prev_data[INDEX_PLL_1_8G_DL_H] != data_buf[INDEX_PLL_1_8G_DL_H])
|
|
|
323
|
+ && (Prev_data[INDEX_PLL_1_8G_DL_L] != data_buf[INDEX_PLL_1_8G_DL_L])
|
|
|
324
|
+ ){
|
|
|
325
|
+ Prev_data[INDEX_PLL_1_8G_DL_H] = data_buf[INDEX_PLL_1_8G_DL_H];
|
|
|
326
|
+ Prev_data[INDEX_PLL_1_8G_DL_L] = data_buf[INDEX_PLL_1_8G_DL_L];
|
|
|
327
|
+ temp_val = (data_buf[INDEX_PLL_1_8G_DL_H] << 8) | (data_buf[INDEX_PLL_1_8G_DL_L]);
|
|
|
328
|
+ ADF4113_Module_Ctrl(ADF4113_1_8G_DL,0x410,halSynSetFreq((temp_val * 1000000) / 10 ),0x9F8092);
|
|
|
329
|
+ }
|
|
|
330
|
+ if((Prev_data[INDEX_PLL_1_8G_UL_H] != data_buf[INDEX_PLL_1_8G_UL_H])
|
|
|
331
|
+ && (Prev_data[INDEX_PLL_1_8G_UL_L] != data_buf[INDEX_PLL_1_8G_UL_L])){
|
|
|
332
|
+ temp_val = (data_buf[INDEX_PLL_1_8G_UL_H] << 8) | (data_buf[INDEX_PLL_1_8G_UL_L]);
|
|
|
333
|
+ Prev_data[INDEX_PLL_1_8G_UL_H] = data_buf[INDEX_PLL_1_8G_UL_H];
|
|
|
334
|
+ Prev_data[INDEX_PLL_1_8G_UL_L] = data_buf[INDEX_PLL_1_8G_UL_L];
|
|
|
335
|
+// ADF4113_Module_Ctrl(ADF4113_1_8G_UL,0x000410,0x038D31,0x9f8092);
|
|
|
336
|
+ ADF4113_Module_Ctrl(ADF4113_1_8G_UL,0x410,halSynSetFreq((temp_val * 1000000) / 10),0x9F8092);
|
|
|
337
|
+ }
|
|
|
338
|
+ if((Prev_data[INDEX_PLL_2_1G_DL_H] != data_buf[INDEX_PLL_2_1G_DL_H])
|
|
|
339
|
+ && (Prev_data[INDEX_PLL_2_1G_DL_L] != data_buf[INDEX_PLL_2_1G_DL_L])){
|
|
|
340
|
+ temp_val = ((data_buf[INDEX_PLL_2_1G_DL_H] << 8) | (data_buf[INDEX_PLL_2_1G_DL_L]));
|
|
|
341
|
+ Prev_data[INDEX_PLL_2_1G_DL_H] = data_buf[INDEX_PLL_2_1G_DL_H];
|
|
|
342
|
+ Prev_data[INDEX_PLL_2_1G_DL_L] = data_buf[INDEX_PLL_2_1G_DL_L];
|
|
|
343
|
+// ADF4113_Module_Ctrl(ADF4113_2_1G_DL,0x410,0x4DE71,0x9F8092);
|
|
|
344
|
+ ADF4113_Module_Ctrl(ADF4113_2_1G_DL,0x410,halSynSetFreq((temp_val * 1000000) / 10),0x9F8092);
|
|
|
345
|
+ }
|
|
|
346
|
+ if((Prev_data[INDEX_PLL_2_1G_UL_H] != data_buf[INDEX_PLL_2_1G_UL_H])
|
|
|
347
|
+ && (Prev_data[INDEX_PLL_2_1G_UL_L] != data_buf[INDEX_PLL_2_1G_UL_L])){
|
|
|
348
|
+ Prev_data[INDEX_PLL_2_1G_UL_H] = data_buf[INDEX_PLL_2_1G_UL_H];
|
|
|
349
|
+ Prev_data[INDEX_PLL_2_1G_UL_L] = data_buf[INDEX_PLL_2_1G_UL_L];
|
|
|
350
|
+ temp_val = (data_buf[INDEX_PLL_2_1G_UL_H] << 8) | (data_buf[INDEX_PLL_2_1G_UL_L]);
|
|
|
351
|
+// ADF4113_Module_Ctrl(ADF4113_2_1G_UL,0x000410,0x59A31,0x9f8092);
|
|
|
352
|
+ ADF4113_Module_Ctrl(ADF4113_2_1G_UL,0x410,halSynSetFreq((temp_val * 1000000) / 10),0x9F8092);
|
|
|
353
|
+
|
|
|
354
|
+ }
|
|
|
355
|
+ if((Prev_data[INDEX_PLL_3_5G_DL_H] != data_buf[INDEX_PLL_3_5G_DL_H])
|
|
|
356
|
+ && (Prev_data[INDEX_PLL_3_5G_DL_L] != data_buf[INDEX_PLL_3_5G_DL_L])){
|
|
|
357
|
+ Prev_data[INDEX_PLL_3_5G_DL_H] = data_buf[INDEX_PLL_3_5G_DL_H];
|
|
|
358
|
+ Prev_data[INDEX_PLL_3_5G_DL_L] = data_buf[INDEX_PLL_3_5G_DL_L];
|
|
|
359
|
+ temp_val = (data_buf[INDEX_PLL_3_5G_DL_H] << 8) | (data_buf[INDEX_PLL_3_5G_DL_L]);
|
|
|
360
|
+ temp_reg = ADF4153_Freq_Calc(3934500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);
|
|
|
361
|
+ ADF4153_Module_Ctrl(Pll_3_5_L,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
|
|
|
362
|
+ }
|
|
|
363
|
+ if((Prev_data[INDEX_PLL_3_5G_UL_H] != data_buf[INDEX_PLL_3_5G_UL_H])
|
|
|
364
|
+ && (Prev_data[INDEX_PLL_3_5G_UL_L] != data_buf[INDEX_PLL_3_5G_UL_L])){
|
|
|
365
|
+ Prev_data[INDEX_PLL_3_5G_UL_H] = data_buf[INDEX_PLL_3_5G_UL_H];
|
|
|
366
|
+ Prev_data[INDEX_PLL_3_5G_UL_L] = data_buf[INDEX_PLL_3_5G_UL_L];
|
|
|
367
|
+ temp_val = (data_buf[INDEX_PLL_3_5G_UL_H] << 8) | (data_buf[INDEX_PLL_3_5G_UL_L]);
|
|
|
368
|
+ temp_reg = ADF4153_Freq_Calc(3465500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);
|
|
|
369
|
+ ADF4153_Module_Ctrl(Pll_3_5_H,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
|
|
|
370
|
+
|
|
|
371
|
+ }
|
|
|
372
|
+ if(Prev_data[INDEX_PLL_LD_6_BIT] != data_buf[INDEX_PLL_LD_6_BIT]){
|
|
|
373
|
+
|
|
|
374
|
+ }
|
|
|
375
|
+#if 0 // PYJ.2019.07.28_BEGIN --
|
|
|
376
|
+ if(Prev_data[INDEX_DET_1_8G_DL_IN_H] != data_buf[INDEX_DET_1_8G_DL_IN_H]){
|
|
|
377
|
+
|
|
|
378
|
+ }
|
|
|
379
|
+ if(Prev_data[INDEX_DET_1_8G_DL_IN_L] != data_buf[INDEX_DET_1_8G_DL_IN_L]){
|
|
|
380
|
+
|
|
|
381
|
+ }
|
|
|
382
|
+ if(Prev_data[INDEX_DET_1_8G_DL_OUT_H] != data_buf[INDEX_DET_1_8G_DL_OUT_H]){
|
|
|
383
|
+
|
|
|
384
|
+ }
|
|
|
385
|
+ if(Prev_data[INDEX_DET_1_8G_DL_OUT_L] != data_buf[INDEX_DET_1_8G_DL_OUT_L]){
|
|
|
386
|
+
|
|
|
387
|
+ }
|
|
|
388
|
+ if(Prev_data[INDEX_DET_1_8G_UL_IN_H] != data_buf[INDEX_DET_1_8G_UL_IN_H]){
|
|
|
389
|
+
|
|
|
390
|
+ }
|
|
|
391
|
+ if(Prev_data[INDEX_DET_1_8G_UL_IN_L] != data_buf[INDEX_DET_1_8G_UL_IN_L]){
|
|
|
392
|
+
|
|
|
393
|
+ }
|
|
|
394
|
+ if(Prev_data[INDEX_DET_1_8G_UL_OUT_H] != data_buf[INDEX_DET_1_8G_UL_OUT_H]){
|
|
|
395
|
+
|
|
|
396
|
+ }
|
|
|
397
|
+ if(Prev_data[INDEX_DET_1_8G_UL_OUT_L] != data_buf[INDEX_DET_1_8G_UL_OUT_L]){
|
|
|
398
|
+
|
|
|
399
|
+ }
|
|
|
400
|
+ if(Prev_data[INDEX_DET_2_1G_DL_IN_H] != data_buf[INDEX_DET_2_1G_DL_IN_H]){
|
|
|
401
|
+
|
|
|
402
|
+ }
|
|
|
403
|
+ if(Prev_data[INDEX_DET_2_1G_DL_IN_L] != data_buf[INDEX_DET_2_1G_DL_IN_L]){
|
|
|
404
|
+
|
|
|
405
|
+ }
|
|
|
406
|
+ if(Prev_data[INDEX_DET_2_1G_DL_OUT_H] != data_buf[INDEX_DET_2_1G_DL_OUT_H]){
|
|
|
407
|
+
|
|
|
408
|
+ }
|
|
|
409
|
+ if(Prev_data[INDEX_DET_2_1G_DL_OUT_L] != data_buf[INDEX_DET_2_1G_DL_OUT_L]){
|
|
|
410
|
+
|
|
|
411
|
+ }
|
|
|
412
|
+ if(Prev_data[INDEX_DET_2_1G_UL_IN_H] != data_buf[INDEX_DET_2_1G_UL_IN_H]){
|
|
|
413
|
+
|
|
|
414
|
+ }
|
|
|
415
|
+ if(Prev_data[INDEX_DET_2_1G_UL_IN_L] != data_buf[INDEX_DET_2_1G_UL_IN_L]){
|
|
|
416
|
+
|
|
|
417
|
+ }
|
|
|
418
|
+
|
|
|
419
|
+ if(Prev_data[INDEX_DET_2_1G_UL_OUT_H] != data_buf[INDEX_DET_2_1G_UL_OUT_H]){
|
|
|
420
|
+
|
|
|
421
|
+ }
|
|
|
422
|
+ if(Prev_data[INDEX_DET_2_1G_UL_OUT_L] != data_buf[INDEX_DET_2_1G_UL_OUT_L]){
|
|
|
423
|
+
|
|
|
424
|
+ }
|
|
|
425
|
+ if(Prev_data[INDEX_DET_3_5G_DL_IN_H] != data_buf[INDEX_DET_3_5G_DL_IN_H]){
|
|
|
426
|
+
|
|
|
427
|
+ }
|
|
|
428
|
+ if(Prev_data[INDEX_DET_3_5G_DL_IN_L] != data_buf[INDEX_DET_3_5G_DL_IN_L]){
|
|
|
429
|
+
|
|
|
430
|
+ }
|
|
|
431
|
+ if(Prev_data[INDEX_DET_3_5G_DL_OUT_L] != data_buf[INDEX_DET_3_5G_DL_OUT_L]){
|
|
|
432
|
+
|
|
|
433
|
+ }
|
|
|
434
|
+ if(Prev_data[INDEX_DET_3_5G_DL_OUT_H] != data_buf[INDEX_DET_3_5G_DL_OUT_H]){
|
|
|
435
|
+
|
|
|
436
|
+ }
|
|
|
437
|
+ if(Prev_data[INDEX_DET_3_5G_UL_IN_H] != data_buf[INDEX_DET_3_5G_UL_IN_H]){
|
|
|
438
|
+
|
|
|
439
|
+ }
|
|
|
440
|
+ if(Prev_data[INDEX_DET_3_5G_UL_IN_L] != data_buf[INDEX_DET_3_5G_UL_IN_L]){
|
|
|
441
|
+
|
|
|
442
|
+ }
|
|
|
443
|
+
|
|
|
444
|
+ if(Prev_data[INDEX_DET_3_5G_UL_OUT_H] != data_buf[INDEX_DET_3_5G_UL_OUT_H]){
|
|
|
445
|
+
|
|
|
446
|
+ }
|
|
|
447
|
+ if(Prev_data[INDEX_DET_3_5G_UL_OUT_L] != data_buf[INDEX_DET_3_5G_UL_OUT_L]){
|
|
|
448
|
+
|
|
|
449
|
+ }
|
|
|
450
|
+ if(Prev_data[INDEX_RFU_TEMP_H] != data_buf[INDEX_RFU_TEMP_H]){
|
|
|
451
|
+
|
|
|
452
|
+ }
|
|
|
453
|
+ if(Prev_data[INDEX_RFU_TEMP_L] != data_buf[INDEX_RFU_TEMP_L]){
|
|
|
454
|
+
|
|
|
455
|
+ }
|
|
|
456
|
+ if(Prev_data[INDEX__28V_DET_H] != data_buf[INDEX__28V_DET_H]){
|
|
|
457
|
+
|
|
|
458
|
+ }
|
|
|
459
|
+ if(Prev_data[INDEX__28V_DET_L] != data_buf[INDEX__28V_DET_L]){
|
|
|
460
|
+
|
|
|
461
|
+ }
|
|
|
462
|
+#endif // PYJ.2019.07.28_END --
|
|
|
463
|
+ if(Prev_data[INDEX_ALARM_AC] != data_buf[INDEX_ALARM_AC]){
|
|
|
464
|
+
|
|
|
465
|
+ }
|
|
|
466
|
+ if(Prev_data[INDEX_ALARM_DC] != data_buf[INDEX_ALARM_DC]){
|
|
|
467
|
+
|
|
|
468
|
+ }
|
|
|
469
|
+ if(Prev_data[INDEX_PATH_EN_1_8G_DL] != data_buf[INDEX_PATH_EN_1_8G_DL]){
|
|
|
470
|
+ Power_ON_OFF_Ctrl(INDEX_PATH_EN_1_8G_DL,data_buf[INDEX_PATH_EN_1_8G_DL]);
|
|
|
471
|
+ Prev_data[INDEX_PATH_EN_1_8G_DL] = data_buf[INDEX_PATH_EN_1_8G_DL];
|
|
|
472
|
+ }
|
|
|
473
|
+ if(Prev_data[INDEX_PATH_EN_1_8G_UL] != data_buf[INDEX_PATH_EN_1_8G_UL]){
|
|
|
474
|
+ Power_ON_OFF_Ctrl(INDEX_PATH_EN_1_8G_UL,data_buf[INDEX_PATH_EN_1_8G_UL]);
|
|
|
475
|
+ Prev_data[INDEX_PATH_EN_1_8G_UL] = data_buf[INDEX_PATH_EN_1_8G_UL];
|
|
|
476
|
+
|
|
|
477
|
+ }
|
|
|
478
|
+
|
|
|
479
|
+ if(Prev_data[INDEX_PATH_EN_2_1G_DL] != data_buf[INDEX_PATH_EN_2_1G_DL]){
|
|
|
480
|
+ Power_ON_OFF_Ctrl(INDEX_PATH_EN_2_1G_DL,data_buf[INDEX_PATH_EN_2_1G_DL]);
|
|
|
481
|
+ Prev_data[INDEX_PATH_EN_2_1G_DL] = data_buf[INDEX_PATH_EN_2_1G_DL];
|
|
|
482
|
+ }
|
|
|
483
|
+ if(Prev_data[INDEX_PATH_EN_2_1G_UL] != data_buf[INDEX_PATH_EN_2_1G_UL]){
|
|
|
484
|
+ Power_ON_OFF_Ctrl(INDEX_PATH_EN_2_1G_UL,data_buf[INDEX_PATH_EN_2_1G_UL]);
|
|
|
485
|
+ Prev_data[INDEX_PATH_EN_2_1G_UL] = data_buf[INDEX_PATH_EN_2_1G_UL];
|
|
|
486
|
+
|
|
|
487
|
+ }
|
|
|
488
|
+ if(Prev_data[INDEX_PATH_EN_3_5G_L] != data_buf[INDEX_PATH_EN_3_5G_L]){
|
|
|
489
|
+ Power_ON_OFF_Ctrl(INDEX_PATH_EN_3_5G_L,data_buf[INDEX_PATH_EN_3_5G_L]);
|
|
|
490
|
+ Prev_data[INDEX_PATH_EN_3_5G_L] = data_buf[INDEX_PATH_EN_3_5G_L];
|
|
|
491
|
+
|
|
|
492
|
+ }
|
|
|
493
|
+ if(Prev_data[INDEX_PATH_EN_3_5G_H] != data_buf[INDEX_PATH_EN_3_5G_H]){
|
|
|
494
|
+ Power_ON_OFF_Ctrl(INDEX_PATH_EN_3_5G_H,data_buf[INDEX_PATH_EN_3_5G_H]);
|
|
|
495
|
+ Prev_data[INDEX_PATH_EN_3_5G_H] = data_buf[INDEX_PATH_EN_3_5G_H];
|
|
|
496
|
+
|
|
|
497
|
+ }
|
|
|
498
|
+ if(Prev_data[INDEX_PATH_EN_3_5G_DL] != data_buf[INDEX_PATH_EN_3_5G_DL]){
|
|
|
499
|
+ Power_ON_OFF_Ctrl(INDEX_PATH_EN_3_5G_DL,data_buf[INDEX_PATH_EN_3_5G_DL]);
|
|
|
500
|
+ Prev_data[INDEX_PATH_EN_3_5G_DL] = data_buf[INDEX_PATH_EN_3_5G_DL];
|
|
|
501
|
+
|
|
|
502
|
+ }
|
|
|
503
|
+ if(Prev_data[INDEX_PATH_EN_3_5G_UL] != data_buf[INDEX_PATH_EN_3_5G_UL]){
|
|
|
504
|
+ Power_ON_OFF_Ctrl(INDEX_PATH_EN_3_5G_UL,data_buf[INDEX_PATH_EN_3_5G_UL]);
|
|
|
505
|
+ Prev_data[INDEX_PATH_EN_3_5G_UL] = data_buf[INDEX_PATH_EN_3_5G_UL];
|
|
|
506
|
+
|
|
|
507
|
+ }
|
|
|
508
|
+ if(Prev_data[INDEX_PLL_ON_OFF_3_5G_H] != data_buf[INDEX_PLL_ON_OFF_3_5G_H]){
|
|
|
509
|
+ Power_ON_OFF_Ctrl(INDEX_PLL_ON_OFF_3_5G_H,data_buf[INDEX_PLL_ON_OFF_3_5G_H]);
|
|
|
510
|
+ Prev_data[INDEX_PLL_ON_OFF_3_5G_H] = data_buf[INDEX_PLL_ON_OFF_3_5G_H];
|
|
|
511
|
+ HAL_Delay(10);
|
|
|
512
|
+ printf("POWER : %d \r\n",Prev_data[INDEX_PLL_ON_OFF_3_5G_H]);
|
|
|
513
|
+ if(data_buf[INDEX_PLL_ON_OFF_3_5G_H]){
|
|
|
514
|
+ printf("PLL CTRL START !! \r\n");
|
|
|
515
|
+ temp_reg = ADF4153_Freq_Calc(3934500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);
|
|
|
516
|
+ ADF4153_Module_Ctrl(Pll_3_5_H,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
|
|
|
517
|
+ }
|
|
|
518
|
+ }
|
|
|
519
|
+ if(Prev_data[INDEX_PLL_ON_OFF_3_5G_L] != data_buf[INDEX_PLL_ON_OFF_3_5G_L]){
|
|
|
520
|
+ Power_ON_OFF_Ctrl(INDEX_PLL_ON_OFF_3_5G_L,data_buf[INDEX_PLL_ON_OFF_3_5G_L]);
|
|
|
521
|
+ Prev_data[INDEX_PLL_ON_OFF_3_5G_L] = data_buf[INDEX_PLL_ON_OFF_3_5G_L];
|
|
|
522
|
+ HAL_Delay(10);
|
|
|
523
|
+ printf("POWER : %d \r\n",Prev_data[INDEX_PLL_ON_OFF_3_5G_L]);
|
|
|
524
|
+ if(data_buf[INDEX_PLL_ON_OFF_3_5G_L]){
|
|
|
525
|
+ printf("PLL CTRL START !! \r\n");
|
|
|
526
|
+ temp_reg = ADF4153_Freq_Calc(3465500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);
|
|
|
527
|
+ ADF4153_Module_Ctrl(Pll_3_5_L,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
|
|
|
528
|
+ }
|
|
|
529
|
+ }
|
|
|
530
|
+
|
|
|
531
|
+ if(Prev_data[INDEX_T_SYNC_DL] != data_buf[INDEX_T_SYNC_DL]){
|
|
|
532
|
+ Prev_data[INDEX_T_SYNC_DL] = data_buf[INDEX_T_SYNC_DL];
|
|
|
533
|
+ Power_ON_OFF_Ctrl(INDEX_T_SYNC_DL,data_buf[INDEX_T_SYNC_DL]);
|
|
|
534
|
+ }
|
|
|
535
|
+ if(Prev_data[INDEX__T_SYNC_DL] != data_buf[INDEX__T_SYNC_DL]){
|
|
|
536
|
+ Prev_data[INDEX__T_SYNC_DL] = data_buf[INDEX__T_SYNC_DL];
|
|
|
537
|
+ Power_ON_OFF_Ctrl(INDEX__T_SYNC_DL,data_buf[INDEX__T_SYNC_DL]);
|
|
|
538
|
+ }
|
|
|
539
|
+ if(Prev_data[INDEX_T_SYNC_UL] != data_buf[INDEX_T_SYNC_UL]){
|
|
|
540
|
+ Prev_data[INDEX_T_SYNC_UL] = data_buf[INDEX_T_SYNC_UL];
|
|
|
541
|
+ Power_ON_OFF_Ctrl(INDEX_T_SYNC_UL,data_buf[INDEX_T_SYNC_UL]);
|
|
|
542
|
+ }
|
|
|
543
|
+ if(Prev_data[INDEX__T_SYNC_UL] != data_buf[INDEX__T_SYNC_UL]){
|
|
|
544
|
+ Prev_data[INDEX__T_SYNC_UL] = data_buf[INDEX__T_SYNC_UL];
|
|
|
545
|
+ Power_ON_OFF_Ctrl(INDEX__T_SYNC_UL,data_buf[INDEX__T_SYNC_UL]);
|
|
|
546
|
+ }
|
|
|
547
|
+
|
|
|
548
|
+
|
|
|
549
|
+ if((Prev_data[INDEX_DAC_VCtrl_A_H] != data_buf[INDEX_DAC_VCtrl_A_H])
|
|
|
550
|
+ ||(Prev_data[INDEX_DAC_VCtrl_A_L] != data_buf[INDEX_DAC_VCtrl_A_L])){
|
|
|
551
|
+ ADC_Modify = 1;
|
|
|
552
|
+ Prev_data[INDEX_DAC_VCtrl_A_H] = data_buf[INDEX_DAC_VCtrl_A_H];
|
|
|
553
|
+ Prev_data[INDEX_DAC_VCtrl_A_L] = data_buf[INDEX_DAC_VCtrl_A_L];
|
|
|
554
|
+ }
|
|
|
555
|
+ if((Prev_data[INDEX_DAC_VCtrl_B_H] != data_buf[INDEX_DAC_VCtrl_B_H])
|
|
|
556
|
+ ||(Prev_data[INDEX_DAC_VCtrl_B_L] != data_buf[INDEX_DAC_VCtrl_B_L])){
|
|
|
557
|
+ ADC_Modify = 1;
|
|
|
558
|
+
|
|
|
559
|
+ Prev_data[INDEX_DAC_VCtrl_B_H] = data_buf[INDEX_DAC_VCtrl_B_H];
|
|
|
560
|
+ Prev_data[INDEX_DAC_VCtrl_B_L] = data_buf[INDEX_DAC_VCtrl_B_L];
|
|
|
561
|
+ }
|
|
|
562
|
+ if((Prev_data[INDEX_DAC_VCtrl_C_H] != data_buf[INDEX_DAC_VCtrl_C_H])
|
|
|
563
|
+ ||(Prev_data[INDEX_DAC_VCtrl_C_L] != data_buf[INDEX_DAC_VCtrl_C_L])){
|
|
|
564
|
+ ADC_Modify = 1;
|
|
|
565
|
+// printf("Prev_data[INDEX_DAC_VCtrl_C_H] : %x \r\n",Prev_data[INDEX_DAC_VCtrl_C_H]);
|
|
|
566
|
+// printf("Prev_data[INDEX_DAC_VCtrl_C_L] : %x \r\n",Prev_data[INDEX_DAC_VCtrl_C_L]);
|
|
|
567
|
+
|
|
|
568
|
+ Prev_data[INDEX_DAC_VCtrl_C_H] = data_buf[INDEX_DAC_VCtrl_C_H];
|
|
|
569
|
+ Prev_data[INDEX_DAC_VCtrl_C_L] = data_buf[INDEX_DAC_VCtrl_C_L];
|
|
|
570
|
+ }
|
|
|
571
|
+ if((Prev_data[INDEX_DAC_VCtrl_D_H] != data_buf[INDEX_DAC_VCtrl_D_H])
|
|
|
572
|
+ ||(Prev_data[INDEX_DAC_VCtrl_D_L] != data_buf[INDEX_DAC_VCtrl_D_L])){
|
|
|
573
|
+ ADC_Modify = 1;
|
|
|
574
|
+ Prev_data[INDEX_DAC_VCtrl_D_H] = data_buf[INDEX_DAC_VCtrl_D_H];
|
|
|
575
|
+ Prev_data[INDEX_DAC_VCtrl_D_L] = data_buf[INDEX_DAC_VCtrl_D_L];
|
|
|
576
|
+ }
|
|
|
577
|
+ if((Prev_data[INDEX_DAC_VCtrl_E_H] != data_buf[INDEX_DAC_VCtrl_E_H])
|
|
|
578
|
+ ||(Prev_data[INDEX_DAC_VCtrl_E_L] != data_buf[INDEX_DAC_VCtrl_E_L])){
|
|
|
579
|
+ ADC_Modify = 1;
|
|
|
580
|
+
|
|
|
581
|
+ Prev_data[INDEX_DAC_VCtrl_E_H] = data_buf[INDEX_DAC_VCtrl_E_H];
|
|
|
582
|
+ Prev_data[INDEX_DAC_VCtrl_E_L] = data_buf[INDEX_DAC_VCtrl_E_L];
|
|
|
583
|
+ }
|
|
|
584
|
+ if((Prev_data[INDEX_DAC_VCtrl_F_H] != data_buf[INDEX_DAC_VCtrl_F_H])
|
|
|
585
|
+ ||(Prev_data[INDEX_DAC_VCtrl_F_L] != data_buf[INDEX_DAC_VCtrl_F_L])){
|
|
|
586
|
+ ADC_Modify = 1;
|
|
|
587
|
+ Prev_data[INDEX_DAC_VCtrl_F_H] = data_buf[INDEX_DAC_VCtrl_F_H];
|
|
|
588
|
+ Prev_data[INDEX_DAC_VCtrl_F_L] = data_buf[INDEX_DAC_VCtrl_F_L];
|
|
|
589
|
+ }
|
|
|
590
|
+ if((Prev_data[INDEX_DAC_VCtrl_G_H] != data_buf[INDEX_DAC_VCtrl_G_H])
|
|
|
591
|
+ ||(Prev_data[INDEX_DAC_VCtrl_G_L] != data_buf[INDEX_DAC_VCtrl_G_L])){
|
|
|
592
|
+ ADC_Modify = 1;
|
|
|
593
|
+ Prev_data[INDEX_DAC_VCtrl_G_H] = data_buf[INDEX_DAC_VCtrl_G_H];
|
|
|
594
|
+ Prev_data[INDEX_DAC_VCtrl_G_L] = data_buf[INDEX_DAC_VCtrl_G_L];
|
|
|
595
|
+ }
|
|
|
596
|
+ if((Prev_data[INDEX_DAC_VCtrl_H_H] != data_buf[INDEX_DAC_VCtrl_H_H])
|
|
|
597
|
+ ||(Prev_data[INDEX_DAC_VCtrl_H_L] != data_buf[INDEX_DAC_VCtrl_H_L])){
|
|
|
598
|
+ ADC_Modify = 1;
|
|
|
599
|
+ Prev_data[INDEX_DAC_VCtrl_H_H] = data_buf[INDEX_DAC_VCtrl_H_H];
|
|
|
600
|
+ Prev_data[INDEX_DAC_VCtrl_H_L] = data_buf[INDEX_DAC_VCtrl_H_L];
|
|
|
601
|
+ }
|
|
|
602
|
+ if(ADC_Modify){
|
|
|
603
|
+// AD5318_Ctrl(0xF000);
|
|
|
604
|
+// HAL_Delay(1);
|
|
|
605
|
+// AD5318_Ctrl(0x800C);
|
|
|
606
|
+// AD5318_Ctrl(0x2FFF );
|
|
|
607
|
+// AD5318_Ctrl(0xA000);
|
|
|
608
|
+// printf("DAC CTRL START \r\n");
|
|
|
609
|
+// AD5318_Ctrl(0x800C);
|
|
|
610
|
+// AD5318_Ctrl(0xA000);
|
|
|
611
|
+// printf("DAC Change\r\n");
|
|
|
612
|
+ AD5318_Ctrl((Prev_data[INDEX_DAC_VCtrl_A_H] << 8 | Prev_data[INDEX_DAC_VCtrl_A_L]));
|
|
|
613
|
+ AD5318_Ctrl((Prev_data[INDEX_DAC_VCtrl_B_H] << 8 | Prev_data[INDEX_DAC_VCtrl_B_L]));
|
|
|
614
|
+ AD5318_Ctrl((Prev_data[INDEX_DAC_VCtrl_C_H] << 8 | Prev_data[INDEX_DAC_VCtrl_C_L]));
|
|
|
615
|
+ AD5318_Ctrl((Prev_data[INDEX_DAC_VCtrl_D_H] << 8 | Prev_data[INDEX_DAC_VCtrl_D_L]));
|
|
|
616
|
+ AD5318_Ctrl((Prev_data[INDEX_DAC_VCtrl_E_H] << 8 | Prev_data[INDEX_DAC_VCtrl_E_L]));
|
|
|
617
|
+ AD5318_Ctrl((Prev_data[INDEX_DAC_VCtrl_F_H] << 8 | Prev_data[INDEX_DAC_VCtrl_F_L]));
|
|
|
618
|
+ AD5318_Ctrl((Prev_data[INDEX_DAC_VCtrl_G_H] << 8 | Prev_data[INDEX_DAC_VCtrl_G_L]));
|
|
|
619
|
+ AD5318_Ctrl((Prev_data[INDEX_DAC_VCtrl_H_H] << 8 | Prev_data[INDEX_DAC_VCtrl_H_L]));
|
|
|
620
|
+ }
|
|
|
621
|
+
|
|
|
622
|
+}
|
|
|
623
|
+
|
|
|
624
|
+uint8_t temp_crc = 0;
|
|
|
625
|
+bool RF_Ctrl_Main(uint8_t* data_buf){
|
|
|
626
|
+ bool ret = false;
|
|
|
627
|
+ Bluecell_Prot_t type = data_buf[Type];
|
|
|
628
|
+ ret = RF_Data_Check(&data_buf[Header]); /* ERROR CHECK */
|
|
|
629
|
+ if(ret == false){
|
|
|
630
|
+ HAL_UART_Transmit(&huart1,&data_buf[INDEX_BLUE_HEADER],data_buf[INDEX_BLUE_LENGTH] + 2 + 1,3000);
|
|
|
631
|
+ return ret;
|
|
|
632
|
+ }
|
|
|
633
|
+
|
|
|
634
|
+ switch(type){
|
|
|
635
|
+ case TYPE_BLUECELL_RESET:
|
|
|
636
|
+ for(uint8_t i =0 ; i < data_buf[Length] + 6; i++)
|
|
|
637
|
+ printf("%02x ",data_buf[i]);
|
|
|
638
|
+ printf("Reset Start \r\n");
|
|
|
639
|
+ NVIC_SystemReset();
|
|
|
640
|
+ break;
|
|
|
641
|
+ case TYPE_BLUECELL_SET:
|
|
|
642
|
+#if 0 // PYJ.2019.07.31_BEGIN --
|
|
|
643
|
+ printf("TYPE_BLUECELL_SET : ");
|
|
|
644
|
+ for(uint8_t i =0 ; i < INDEX_BLUE_EOF + 1; i++)
|
|
|
645
|
+ printf("%02x ",data_buf[i]);
|
|
|
646
|
+#endif // PYJ.2019.07.31_END --
|
|
|
647
|
+ RF_Operate(&data_buf[Header]);
|
|
|
648
|
+ RF_Status_Ack();
|
|
|
649
|
+
|
|
|
650
|
+// ADF4153_Freq_Calc(3465500000,40000000,2,5000);
|
|
|
651
|
+// ADF4153_Freq_Calc(3993450000,40000000,2,5000);
|
|
|
652
|
+// halSynSetFreq(1995000000);
|
|
|
653
|
+// halSynSetFreq(1600000000);
|
|
|
654
|
+// halSynSetFreq(1455000000);
|
|
|
655
|
+ break;
|
|
|
656
|
+ case TYPE_BLUECELL_GET:
|
|
|
657
|
+#if 0 // PYJ.2019.08.01_BEGIN --
|
|
|
658
|
+ printf("\r\nTYPE_BLUECELL_GET : \r\n");
|
|
|
659
|
+#endif // PYJ.2019.08.01_END --
|
|
|
660
|
+ RF_Status_Get();
|
|
|
661
|
+ break;
|
|
|
662
|
+ case TYPE_BLUECELL_SAVE:
|
|
|
663
|
+// printf("\r\nFLASH Write\r\n");
|
|
|
664
|
+ Bluecell_Flash_Write(&Prev_data[INDEX_BLUE_HEADER]);
|
|
|
665
|
+ RF_Status_Ack();
|
|
|
666
|
+
|
|
|
667
|
+ break;
|
|
|
668
|
+ default:
|
|
|
669
|
+#ifdef DEBUG_PRINT // PYJ.2019.07.27_BEGIN --
|
|
|
670
|
+ printf("Function : %s LINE : %d type : %d \r\n",__func__,__LINE__,type);
|
|
|
671
|
+#endif
|
|
|
672
|
+ break;
|
|
|
673
|
+ }
|
|
|
674
|
+ return ret;
|
|
|
675
|
+}
|
YJ