YJ vor 6 Jahren
Ursprung
Commit
033534203b
31 geänderte Dateien mit 8163 neuen und 5944 gelöschten Zeilen
  1. BIN
      Debug/STM32F103_ATTEN_PLL_Zig.elf
  2. 1000 1008
      Debug/STM32F103_ATTEN_PLL_Zig.hex
  3. 4629 4646
      Debug/STM32F103_ATTEN_PLL_Zig.list
  4. 283 284
      Debug/STM32F103_ATTEN_PLL_Zig.map
  5. 1 1
      Src/main.c
  6. 3 5
      Src/zig_operate.c
  7. 31 0
      insight/STM32F103_ATTEN_PLL_Zig.si4project/Backup/AD5318(6805).c
  8. 779 0
      insight/STM32F103_ATTEN_PLL_Zig.si4project/Backup/main(167).c
  9. 752 0
      insight/STM32F103_ATTEN_PLL_Zig.si4project/Backup/main(2638).c
  10. 685 0
      insight/STM32F103_ATTEN_PLL_Zig.si4project/Backup/zig_operate(7558).c
  11. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.sip_sym
  12. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.sip_xab
  13. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.sip_xad
  14. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.sip_xsb
  15. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.sip_xsd
  16. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.siproj
  17. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_BDA4601.h.sisc
  18. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_flash.h.sisc
  19. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_includes.h.sisc
  20. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_main.h.sisc
  21. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_pll_4113.h.sisc
  22. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_zig_operate.h.sisc
  23. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_AD5318.c.sisc
  24. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_CRC16.c.sisc
  25. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_PE43711.c.sisc
  26. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_flash.c.sisc
  27. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_includes.c.sisc
  28. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_main.c.sisc
  29. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_pll_4113.c.sisc
  30. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_uart.c.sisc
  31. BIN
      insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_zig_operate.c.sisc

BIN
Debug/STM32F103_ATTEN_PLL_Zig.elf


Datei-Diff unterdrückt, da er zu groß ist
+ 1000 - 1008
Debug/STM32F103_ATTEN_PLL_Zig.hex


Datei-Diff unterdrückt, da er zu groß ist
+ 4629 - 4646
Debug/STM32F103_ATTEN_PLL_Zig.list


+ 283 - 284
Debug/STM32F103_ATTEN_PLL_Zig.map

@@ -1262,7 +1262,7 @@ LOAD c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../l
1262 1262
                 0x08004000                g_pfnVectors
1263 1263
                 0x080041e4                . = ALIGN (0x4)
1264 1264
 
1265
-.text           0x080041e8     0x7c2c
1265
+.text           0x080041e8     0x7c04
1266 1266
                 0x080041e8                . = ALIGN (0x4)
1267 1267
  *(.text)
1268 1268
  .text          0x080041e8       0x40 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
@@ -1724,372 +1724,371 @@ LOAD c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../l
1724 1724
                 0x08008b30                RF_Status_Get
1725 1725
  *fill*         0x08008b6c        0x4 
1726 1726
  .text.RF_Operate
1727
-                0x08008b70      0x85c Src\zig_operate.o
1727
+                0x08008b70      0x838 Src\zig_operate.o
1728 1728
                 0x08008b70                RF_Operate
1729 1729
  .text.RF_Ctrl_Main
1730
-                0x080093cc       0xac Src\zig_operate.o
1731
-                0x080093cc                RF_Ctrl_Main
1730
+                0x080093a8       0xac Src\zig_operate.o
1731
+                0x080093a8                RF_Ctrl_Main
1732 1732
  .text.Reset_Handler
1733
-                0x08009478       0x48 startup\startup_stm32f103xe.o
1734
-                0x08009478                Reset_Handler
1733
+                0x08009454       0x48 startup\startup_stm32f103xe.o
1734
+                0x08009454                Reset_Handler
1735 1735
  .text.Default_Handler
1736
-                0x080094c0        0x2 startup\startup_stm32f103xe.o
1737
-                0x080094c0                RTC_Alarm_IRQHandler
1738
-                0x080094c0                EXTI2_IRQHandler
1739
-                0x080094c0                TIM8_TRG_COM_IRQHandler
1740
-                0x080094c0                TIM8_CC_IRQHandler
1741
-                0x080094c0                TIM1_CC_IRQHandler
1742
-                0x080094c0                PVD_IRQHandler
1743
-                0x080094c0                SDIO_IRQHandler
1744
-                0x080094c0                EXTI3_IRQHandler
1745
-                0x080094c0                EXTI0_IRQHandler
1746
-                0x080094c0                I2C2_EV_IRQHandler
1747
-                0x080094c0                ADC1_2_IRQHandler
1748
-                0x080094c0                SPI1_IRQHandler
1749
-                0x080094c0                TAMPER_IRQHandler
1750
-                0x080094c0                TIM8_UP_IRQHandler
1751
-                0x080094c0                DMA2_Channel2_IRQHandler
1752
-                0x080094c0                USART3_IRQHandler
1753
-                0x080094c0                RTC_IRQHandler
1754
-                0x080094c0                DMA1_Channel7_IRQHandler
1755
-                0x080094c0                CAN1_RX1_IRQHandler
1756
-                0x080094c0                UART5_IRQHandler
1757
-                0x080094c0                ADC3_IRQHandler
1758
-                0x080094c0                TIM4_IRQHandler
1759
-                0x080094c0                DMA2_Channel1_IRQHandler
1760
-                0x080094c0                I2C1_EV_IRQHandler
1761
-                0x080094c0                DMA1_Channel6_IRQHandler
1762
-                0x080094c0                UART4_IRQHandler
1763
-                0x080094c0                TIM3_IRQHandler
1764
-                0x080094c0                RCC_IRQHandler
1765
-                0x080094c0                TIM1_TRG_COM_IRQHandler
1766
-                0x080094c0                Default_Handler
1767
-                0x080094c0                EXTI15_10_IRQHandler
1768
-                0x080094c0                TIM7_IRQHandler
1769
-                0x080094c0                TIM5_IRQHandler
1770
-                0x080094c0                EXTI9_5_IRQHandler
1771
-                0x080094c0                SPI2_IRQHandler
1772
-                0x080094c0                EXTI4_IRQHandler
1773
-                0x080094c0                USB_LP_CAN1_RX0_IRQHandler
1774
-                0x080094c0                USB_HP_CAN1_TX_IRQHandler
1775
-                0x080094c0                DMA1_Channel3_IRQHandler
1776
-                0x080094c0                FSMC_IRQHandler
1777
-                0x080094c0                TIM1_UP_IRQHandler
1778
-                0x080094c0                WWDG_IRQHandler
1779
-                0x080094c0                TIM2_IRQHandler
1780
-                0x080094c0                TIM1_BRK_IRQHandler
1781
-                0x080094c0                EXTI1_IRQHandler
1782
-                0x080094c0                DMA2_Channel4_5_IRQHandler
1783
-                0x080094c0                USART2_IRQHandler
1784
-                0x080094c0                I2C2_ER_IRQHandler
1785
-                0x080094c0                DMA1_Channel2_IRQHandler
1786
-                0x080094c0                TIM8_BRK_IRQHandler
1787
-                0x080094c0                CAN1_SCE_IRQHandler
1788
-                0x080094c0                FLASH_IRQHandler
1789
-                0x080094c0                SPI3_IRQHandler
1790
-                0x080094c0                I2C1_ER_IRQHandler
1791
-                0x080094c0                USBWakeUp_IRQHandler
1792
-                0x080094c0                DMA2_Channel3_IRQHandler
1793
- *fill*         0x080094c2        0x2 
1794
- .text.__errno  0x080094c4        0xc c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-errno.o)
1795
-                0x080094c4                __errno
1736
+                0x0800949c        0x2 startup\startup_stm32f103xe.o
1737
+                0x0800949c                RTC_Alarm_IRQHandler
1738
+                0x0800949c                EXTI2_IRQHandler
1739
+                0x0800949c                TIM8_TRG_COM_IRQHandler
1740
+                0x0800949c                TIM8_CC_IRQHandler
1741
+                0x0800949c                TIM1_CC_IRQHandler
1742
+                0x0800949c                PVD_IRQHandler
1743
+                0x0800949c                SDIO_IRQHandler
1744
+                0x0800949c                EXTI3_IRQHandler
1745
+                0x0800949c                EXTI0_IRQHandler
1746
+                0x0800949c                I2C2_EV_IRQHandler
1747
+                0x0800949c                ADC1_2_IRQHandler
1748
+                0x0800949c                SPI1_IRQHandler
1749
+                0x0800949c                TAMPER_IRQHandler
1750
+                0x0800949c                TIM8_UP_IRQHandler
1751
+                0x0800949c                DMA2_Channel2_IRQHandler
1752
+                0x0800949c                USART3_IRQHandler
1753
+                0x0800949c                RTC_IRQHandler
1754
+                0x0800949c                DMA1_Channel7_IRQHandler
1755
+                0x0800949c                CAN1_RX1_IRQHandler
1756
+                0x0800949c                UART5_IRQHandler
1757
+                0x0800949c                ADC3_IRQHandler
1758
+                0x0800949c                TIM4_IRQHandler
1759
+                0x0800949c                DMA2_Channel1_IRQHandler
1760
+                0x0800949c                I2C1_EV_IRQHandler
1761
+                0x0800949c                DMA1_Channel6_IRQHandler
1762
+                0x0800949c                UART4_IRQHandler
1763
+                0x0800949c                TIM3_IRQHandler
1764
+                0x0800949c                RCC_IRQHandler
1765
+                0x0800949c                TIM1_TRG_COM_IRQHandler
1766
+                0x0800949c                Default_Handler
1767
+                0x0800949c                EXTI15_10_IRQHandler
1768
+                0x0800949c                TIM7_IRQHandler
1769
+                0x0800949c                TIM5_IRQHandler
1770
+                0x0800949c                EXTI9_5_IRQHandler
1771
+                0x0800949c                SPI2_IRQHandler
1772
+                0x0800949c                EXTI4_IRQHandler
1773
+                0x0800949c                USB_LP_CAN1_RX0_IRQHandler
1774
+                0x0800949c                USB_HP_CAN1_TX_IRQHandler
1775
+                0x0800949c                DMA1_Channel3_IRQHandler
1776
+                0x0800949c                FSMC_IRQHandler
1777
+                0x0800949c                TIM1_UP_IRQHandler
1778
+                0x0800949c                WWDG_IRQHandler
1779
+                0x0800949c                TIM2_IRQHandler
1780
+                0x0800949c                TIM1_BRK_IRQHandler
1781
+                0x0800949c                EXTI1_IRQHandler
1782
+                0x0800949c                DMA2_Channel4_5_IRQHandler
1783
+                0x0800949c                USART2_IRQHandler
1784
+                0x0800949c                I2C2_ER_IRQHandler
1785
+                0x0800949c                DMA1_Channel2_IRQHandler
1786
+                0x0800949c                TIM8_BRK_IRQHandler
1787
+                0x0800949c                CAN1_SCE_IRQHandler
1788
+                0x0800949c                FLASH_IRQHandler
1789
+                0x0800949c                SPI3_IRQHandler
1790
+                0x0800949c                I2C1_ER_IRQHandler
1791
+                0x0800949c                USBWakeUp_IRQHandler
1792
+                0x0800949c                DMA2_Channel3_IRQHandler
1793
+ *fill*         0x0800949e        0x2 
1794
+ .text.__errno  0x080094a0        0xc c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-errno.o)
1795
+                0x080094a0                __errno
1796 1796
  .text.__libc_init_array
1797
-                0x080094d0       0x48 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-init.o)
1798
-                0x080094d0                __libc_init_array
1799
- .text.memcpy   0x08009518       0x16 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-memcpy-stub.o)
1800
-                0x08009518                memcpy
1801
- .text.memset   0x0800952e       0x10 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-memset.o)
1802
-                0x0800952e                memset
1803
- .text.__cvt    0x0800953e       0xb8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_float.o)
1804
-                0x0800953e                __cvt
1797
+                0x080094ac       0x48 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-init.o)
1798
+                0x080094ac                __libc_init_array
1799
+ .text.memcpy   0x080094f4       0x16 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-memcpy-stub.o)
1800
+                0x080094f4                memcpy
1801
+ .text.memset   0x0800950a       0x10 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-memset.o)
1802
+                0x0800950a                memset
1803
+ .text.__cvt    0x0800951a       0xb8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_float.o)
1804
+                0x0800951a                __cvt
1805 1805
  .text.__exponent
1806
-                0x080095f6       0x6a c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_float.o)
1807
-                0x080095f6                __exponent
1806
+                0x080095d2       0x6a c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_float.o)
1807
+                0x080095d2                __exponent
1808 1808
  .text._printf_float
1809
-                0x08009660      0x470 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_float.o)
1810
-                0x08009660                _printf_float
1809
+                0x0800963c      0x470 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_float.o)
1810
+                0x0800963c                _printf_float
1811 1811
  .text._printf_common
1812
-                0x08009ad0       0xee c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_i.o)
1813
-                0x08009ad0                _printf_common
1814
- *fill*         0x08009bbe        0x2 
1812
+                0x08009aac       0xee c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_i.o)
1813
+                0x08009aac                _printf_common
1814
+ *fill*         0x08009b9a        0x2 
1815 1815
  .text._printf_i
1816
-                0x08009bc0      0x240 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_i.o)
1817
-                0x08009bc0                _printf_i
1818
- .text.printf   0x08009e00       0x30 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-printf.o)
1819
-                0x08009e00                iprintf
1820
-                0x08009e00                printf
1821
- .text._puts_r  0x08009e30       0xb8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-puts.o)
1822
-                0x08009e30                _puts_r
1823
- .text.puts     0x08009ee8       0x10 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-puts.o)
1824
-                0x08009ee8                puts
1825
- .text.setbuf   0x08009ef8       0x10 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-setbuf.o)
1826
-                0x08009ef8                setbuf
1827
- .text.setvbuf  0x08009f08      0x15c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-setvbuf.o)
1828
-                0x08009f08                setvbuf
1816
+                0x08009b9c      0x240 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_i.o)
1817
+                0x08009b9c                _printf_i
1818
+ .text.printf   0x08009ddc       0x30 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-printf.o)
1819
+                0x08009ddc                iprintf
1820
+                0x08009ddc                printf
1821
+ .text._puts_r  0x08009e0c       0xb8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-puts.o)
1822
+                0x08009e0c                _puts_r
1823
+ .text.puts     0x08009ec4       0x10 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-puts.o)
1824
+                0x08009ec4                puts
1825
+ .text.setbuf   0x08009ed4       0x10 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-setbuf.o)
1826
+                0x08009ed4                setbuf
1827
+ .text.setvbuf  0x08009ee4      0x15c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-setvbuf.o)
1828
+                0x08009ee4                setvbuf
1829 1829
  .text.__swbuf_r
1830
-                0x0800a064       0xa4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-wbuf.o)
1831
-                0x0800a064                __swbuf_r
1830
+                0x0800a040       0xa4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-wbuf.o)
1831
+                0x0800a040                __swbuf_r
1832 1832
  .text.__swsetup_r
1833
-                0x0800a108       0xdc c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-wsetup.o)
1834
-                0x0800a108                __swsetup_r
1835
- .text.quorem   0x0800a1e4      0x118 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-dtoa.o)
1836
- *fill*         0x0800a2fc        0x4 
1837
- .text._dtoa_r  0x0800a300      0xba8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-dtoa.o)
1838
-                0x0800a300                _dtoa_r
1833
+                0x0800a0e4       0xdc c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-wsetup.o)
1834
+                0x0800a0e4                __swsetup_r
1835
+ .text.quorem   0x0800a1c0      0x118 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-dtoa.o)
1836
+ .text._dtoa_r  0x0800a2d8      0xba8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-dtoa.o)
1837
+                0x0800a2d8                _dtoa_r
1839 1838
  .text.__sflush_r
1840
-                0x0800aea8      0x110 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-fflush.o)
1841
-                0x0800aea8                __sflush_r
1839
+                0x0800ae80      0x110 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-fflush.o)
1840
+                0x0800ae80                __sflush_r
1842 1841
  .text._fflush_r
1843
-                0x0800afb8       0x54 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-fflush.o)
1844
-                0x0800afb8                _fflush_r
1842
+                0x0800af90       0x54 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-fflush.o)
1843
+                0x0800af90                _fflush_r
1845 1844
  .text._cleanup_r
1846
-                0x0800b00c        0xc c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
1847
-                0x0800b00c                _cleanup_r
1845
+                0x0800afe4        0xc c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
1846
+                0x0800afe4                _cleanup_r
1848 1847
  .text.std.isra.0
1849
-                0x0800b018       0x48 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
1848
+                0x0800aff0       0x48 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
1850 1849
  .text.__sfmoreglue
1851
-                0x0800b060       0x2c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
1852
-                0x0800b060                __sfmoreglue
1853
- .text.__sinit  0x0800b08c       0x60 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
1854
-                0x0800b08c                __sinit
1855
- .text.__sfp    0x0800b0ec       0x78 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
1856
-                0x0800b0ec                __sfp
1850
+                0x0800b038       0x2c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
1851
+                0x0800b038                __sfmoreglue
1852
+ .text.__sinit  0x0800b064       0x60 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
1853
+                0x0800b064                __sinit
1854
+ .text.__sfp    0x0800b0c4       0x78 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
1855
+                0x0800b0c4                __sfp
1857 1856
  .text._fwalk_reent
1858
-                0x0800b164       0x3c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-fwalk.o)
1859
-                0x0800b164                _fwalk_reent
1857
+                0x0800b13c       0x3c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-fwalk.o)
1858
+                0x0800b13c                _fwalk_reent
1860 1859
  .text._localeconv_r
1861
-                0x0800b1a0       0x1c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-localeconv.o)
1862
-                0x0800b1a0                _localeconv_r
1860
+                0x0800b178       0x1c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-localeconv.o)
1861
+                0x0800b178                _localeconv_r
1863 1862
  .text.__swhatbuf_r
1864
-                0x0800b1bc       0x48 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-makebuf.o)
1865
-                0x0800b1bc                __swhatbuf_r
1863
+                0x0800b194       0x48 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-makebuf.o)
1864
+                0x0800b194                __swhatbuf_r
1866 1865
  .text.__smakebuf_r
1867
-                0x0800b204       0x80 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-makebuf.o)
1868
-                0x0800b204                __smakebuf_r
1869
- .text.malloc   0x0800b284       0x10 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-malloc.o)
1870
-                0x0800b284                malloc
1871
- .text.memchr   0x0800b294       0x1c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-memchr-stub.o)
1872
-                0x0800b294                memchr
1873
- .text._Balloc  0x0800b2b0       0x68 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1874
-                0x0800b2b0                _Balloc
1875
- .text._Bfree   0x0800b318       0x2e c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1876
-                0x0800b318                _Bfree
1866
+                0x0800b1dc       0x80 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-makebuf.o)
1867
+                0x0800b1dc                __smakebuf_r
1868
+ .text.malloc   0x0800b25c       0x10 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-malloc.o)
1869
+                0x0800b25c                malloc
1870
+ .text.memchr   0x0800b26c       0x1c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-memchr-stub.o)
1871
+                0x0800b26c                memchr
1872
+ .text._Balloc  0x0800b288       0x68 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1873
+                0x0800b288                _Balloc
1874
+ .text._Bfree   0x0800b2f0       0x2e c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1875
+                0x0800b2f0                _Bfree
1877 1876
  .text.__multadd
1878
-                0x0800b346       0x76 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1879
-                0x0800b346                __multadd
1877
+                0x0800b31e       0x76 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1878
+                0x0800b31e                __multadd
1880 1879
  .text.__hi0bits
1881
-                0x0800b3bc       0x3e c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1882
-                0x0800b3bc                __hi0bits
1880
+                0x0800b394       0x3e c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1881
+                0x0800b394                __hi0bits
1883 1882
  .text.__lo0bits
1884
-                0x0800b3fa       0x5e c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1885
-                0x0800b3fa                __lo0bits
1886
- .text.__i2b    0x0800b458       0x12 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1887
-                0x0800b458                __i2b
1883
+                0x0800b3d2       0x5e c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1884
+                0x0800b3d2                __lo0bits
1885
+ .text.__i2b    0x0800b430       0x12 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1886
+                0x0800b430                __i2b
1888 1887
  .text.__multiply
1889
-                0x0800b46a      0x118 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1890
-                0x0800b46a                __multiply
1891
- *fill*         0x0800b582        0x2 
1888
+                0x0800b442      0x118 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1889
+                0x0800b442                __multiply
1890
+ *fill*         0x0800b55a        0x2 
1892 1891
  .text.__pow5mult
1893
-                0x0800b584       0x9c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1894
-                0x0800b584                __pow5mult
1892
+                0x0800b55c       0x9c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1893
+                0x0800b55c                __pow5mult
1895 1894
  .text.__lshift
1896
-                0x0800b620       0xa2 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1897
-                0x0800b620                __lshift
1898
- .text.__mcmp   0x0800b6c2       0x34 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1899
-                0x0800b6c2                __mcmp
1900
- .text.__mdiff  0x0800b6f6       0xbe c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1901
-                0x0800b6f6                __mdiff
1902
- .text.__d2b    0x0800b7b4       0x9e c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1903
-                0x0800b7b4                __d2b
1895
+                0x0800b5f8       0xa2 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1896
+                0x0800b5f8                __lshift
1897
+ .text.__mcmp   0x0800b69a       0x34 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1898
+                0x0800b69a                __mcmp
1899
+ .text.__mdiff  0x0800b6ce       0xbe c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1900
+                0x0800b6ce                __mdiff
1901
+ .text.__d2b    0x0800b78c       0x9e c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
1902
+                0x0800b78c                __d2b
1904 1903
  .text._calloc_r
1905
-                0x0800b852       0x1c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-callocr.o)
1906
-                0x0800b852                _calloc_r
1907
- *fill*         0x0800b86e        0x2 
1908
- .text._free_r  0x0800b870       0x98 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-freer.o)
1909
-                0x0800b870                _free_r
1904
+                0x0800b82a       0x1c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-callocr.o)
1905
+                0x0800b82a                _calloc_r
1906
+ *fill*         0x0800b846        0x2 
1907
+ .text._free_r  0x0800b848       0x98 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-freer.o)
1908
+                0x0800b848                _free_r
1910 1909
  .text._malloc_r
1911
-                0x0800b908       0xbc c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-mallocr.o)
1912
-                0x0800b908                _malloc_r
1910
+                0x0800b8e0       0xbc c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-mallocr.o)
1911
+                0x0800b8e0                _malloc_r
1913 1912
  .text.__sfputc_r
1914
-                0x0800b9c4       0x2c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf.o)
1913
+                0x0800b99c       0x2c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf.o)
1915 1914
  .text.__sfputs_r
1916
-                0x0800b9f0       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf.o)
1917
-                0x0800b9f0                __sfputs_r
1915
+                0x0800b9c8       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf.o)
1916
+                0x0800b9c8                __sfputs_r
1918 1917
  .text._vfprintf_r
1919
-                0x0800ba14      0x22c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf.o)
1920
-                0x0800ba14                _vfprintf_r
1921
-                0x0800ba14                _vfiprintf_r
1922
- .text._sbrk_r  0x0800bc40       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-sbrkr.o)
1923
-                0x0800bc40                _sbrk_r
1924
- .text.__sread  0x0800bc60       0x22 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-stdio.o)
1925
-                0x0800bc60                __sread
1918
+                0x0800b9ec      0x22c c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf.o)
1919
+                0x0800b9ec                _vfprintf_r
1920
+                0x0800b9ec                _vfiprintf_r
1921
+ .text._sbrk_r  0x0800bc18       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-sbrkr.o)
1922
+                0x0800bc18                _sbrk_r
1923
+ .text.__sread  0x0800bc38       0x22 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-stdio.o)
1924
+                0x0800bc38                __sread
1926 1925
  .text.__swrite
1927
-                0x0800bc82       0x38 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-stdio.o)
1928
-                0x0800bc82                __swrite
1929
- .text.__sseek  0x0800bcba       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-stdio.o)
1930
-                0x0800bcba                __sseek
1926
+                0x0800bc5a       0x38 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-stdio.o)
1927
+                0x0800bc5a                __swrite
1928
+ .text.__sseek  0x0800bc92       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-stdio.o)
1929
+                0x0800bc92                __sseek
1931 1930
  .text.__sclose
1932
-                0x0800bcde        0x8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-stdio.o)
1933
-                0x0800bcde                __sclose
1934
- *fill*         0x0800bce6        0x2 
1931
+                0x0800bcb6        0x8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-stdio.o)
1932
+                0x0800bcb6                __sclose
1933
+ *fill*         0x0800bcbe        0x2 
1935 1934
  .text._write_r
1936
-                0x0800bce8       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-writer.o)
1937
-                0x0800bce8                _write_r
1935
+                0x0800bcc0       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-writer.o)
1936
+                0x0800bcc0                _write_r
1938 1937
  .text._close_r
1939
-                0x0800bd0c       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-closer.o)
1940
-                0x0800bd0c                _close_r
1938
+                0x0800bce4       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-closer.o)
1939
+                0x0800bce4                _close_r
1941 1940
  .text._fstat_r
1942
-                0x0800bd2c       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-fstatr.o)
1943
-                0x0800bd2c                _fstat_r
1941
+                0x0800bd04       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-fstatr.o)
1942
+                0x0800bd04                _fstat_r
1944 1943
  .text._isatty_r
1945
-                0x0800bd50       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-isattyr.o)
1946
-                0x0800bd50                _isatty_r
1944
+                0x0800bd28       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-isattyr.o)
1945
+                0x0800bd28                _isatty_r
1947 1946
  .text._lseek_r
1948
-                0x0800bd70       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-lseekr.o)
1949
-                0x0800bd70                _lseek_r
1947
+                0x0800bd48       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-lseekr.o)
1948
+                0x0800bd48                _lseek_r
1950 1949
  .text.__ascii_mbtowc
1951
-                0x0800bd94       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mbtowc_r.o)
1952
-                0x0800bd94                __ascii_mbtowc
1950
+                0x0800bd6c       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mbtowc_r.o)
1951
+                0x0800bd6c                __ascii_mbtowc
1953 1952
  .text.__malloc_lock
1954
-                0x0800bdb8        0x2 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mlock.o)
1955
-                0x0800bdb8                __malloc_lock
1953
+                0x0800bd90        0x2 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mlock.o)
1954
+                0x0800bd90                __malloc_lock
1956 1955
  .text.__malloc_unlock
1957
-                0x0800bdba        0x2 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mlock.o)
1958
-                0x0800bdba                __malloc_unlock
1959
- .text._read_r  0x0800bdbc       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-readr.o)
1960
-                0x0800bdbc                _read_r
1956
+                0x0800bd92        0x2 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mlock.o)
1957
+                0x0800bd92                __malloc_unlock
1958
+ .text._read_r  0x0800bd94       0x24 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-readr.o)
1959
+                0x0800bd94                _read_r
1961 1960
  .text.__ascii_wctomb
1962
-                0x0800bde0       0x1a c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-wctomb_r.o)
1963
-                0x0800bde0                __ascii_wctomb
1961
+                0x0800bdb8       0x1a c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-wctomb_r.o)
1962
+                0x0800bdb8                __ascii_wctomb
1964 1963
  *(.glue_7)
1965
- .glue_7        0x0800bdfa        0x0 linker stubs
1964
+ .glue_7        0x0800bdd2        0x0 linker stubs
1966 1965
  *(.glue_7t)
1967
- .glue_7t       0x0800bdfa        0x0 linker stubs
1966
+ .glue_7t       0x0800bdd2        0x0 linker stubs
1968 1967
  *(.eh_frame)
1969
- *fill*         0x0800bdfa        0x2 
1970
- .eh_frame      0x0800bdfc        0x0 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
1968
+ *fill*         0x0800bdd2        0x2 
1969
+ .eh_frame      0x0800bdd4        0x0 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
1971 1970
  *(.init)
1972
- .init          0x0800bdfc        0x4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crti.o
1973
-                0x0800bdfc                _init
1974
- .init          0x0800be00        0x8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtn.o
1971
+ .init          0x0800bdd4        0x4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crti.o
1972
+                0x0800bdd4                _init
1973
+ .init          0x0800bdd8        0x8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtn.o
1975 1974
  *(.fini)
1976
- .fini          0x0800be08        0x4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crti.o
1977
-                0x0800be08                _fini
1978
- .fini          0x0800be0c        0x8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtn.o
1979
-                0x0800be14                . = ALIGN (0x4)
1980
-                0x0800be14                _etext = .
1975
+ .fini          0x0800bde0        0x4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crti.o
1976
+                0x0800bde0                _fini
1977
+ .fini          0x0800bde4        0x8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtn.o
1978
+                0x0800bdec                . = ALIGN (0x4)
1979
+                0x0800bdec                _etext = .
1981 1980
 
1982
-.vfp11_veneer   0x0800be14        0x0
1983
- .vfp11_veneer  0x0800be14        0x0 linker stubs
1981
+.vfp11_veneer   0x0800bdec        0x0
1982
+ .vfp11_veneer  0x0800bdec        0x0 linker stubs
1984 1983
 
1985
-.v4_bx          0x0800be14        0x0
1986
- .v4_bx         0x0800be14        0x0 linker stubs
1984
+.v4_bx          0x0800bdec        0x0
1985
+ .v4_bx         0x0800bdec        0x0 linker stubs
1987 1986
 
1988
-.iplt           0x0800be14        0x0
1989
- .iplt          0x0800be14        0x0 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
1987
+.iplt           0x0800bdec        0x0
1988
+ .iplt          0x0800bdec        0x0 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
1990 1989
 
1991
-.rodata         0x0800be18      0xb68
1992
-                0x0800be18                . = ALIGN (0x4)
1990
+.rodata         0x0800bdf0      0xb08
1991
+                0x0800bdf0                . = ALIGN (0x4)
1993 1992
  *(.rodata)
1994
- .rodata        0x0800be18       0x10 Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc.o
1995
- .rodata        0x0800be28       0x10 Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc_ex.o
1996
- .rodata        0x0800be38       0x30 Src\adf4153.o
1993
+ .rodata        0x0800bdf0       0x10 Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc.o
1994
+ .rodata        0x0800be00       0x10 Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc_ex.o
1995
+ .rodata        0x0800be10       0x30 Src\adf4153.o
1997 1996
  *(.rodata*)
1998 1997
  .rodata.FLASH_Byte_Write.str1.1
1999
-                0x0800be68       0x33 Src\flash.o
2000
- *fill*         0x0800be9b        0x1 
1998
+                0x0800be40       0x33 Src\flash.o
1999
+ *fill*         0x0800be73        0x1 
2001 2000
  .rodata.Bluecell_Prot_IndexStr
2002
-                0x0800be9c      0x128 Src\includes.o
2001
+                0x0800be74      0x128 Src\includes.o
2003 2002
  .rodata.Power_ON_OFF_Ctrl.str1.1
2004
-                0x0800bfc4       0x24 Src\includes.o
2003
+                0x0800bf9c       0x24 Src\includes.o
2005 2004
  .rodata.str1.1
2006
-                0x0800bfe8      0x5fd Src\includes.o
2005
+                0x0800bfc0      0x5fd Src\includes.o
2007 2006
  .rodata.AHBPrescTable
2008
-                0x0800c5e5       0x10 Src\system_stm32f1xx.o
2009
-                0x0800c5e5                AHBPrescTable
2007
+                0x0800c5bd       0x10 Src\system_stm32f1xx.o
2008
+                0x0800c5bd                AHBPrescTable
2010 2009
  .rodata.APBPrescTable
2011
-                0x0800c5f5        0x8 Src\system_stm32f1xx.o
2012
-                0x0800c5f5                APBPrescTable
2010
+                0x0800c5cd        0x8 Src\system_stm32f1xx.o
2011
+                0x0800c5cd                APBPrescTable
2013 2012
  .rodata.RF_Ctrl_Main.str1.1
2014
-                0x0800c5fd       0x3b Src\zig_operate.o
2013
+                0x0800c5d5       0x3b Src\zig_operate.o
2015 2014
  .rodata.RF_Operate.str1.1
2016
-                0x0800c638       0x81 Src\zig_operate.o
2017
- *fill*         0x0800c6b9        0x3 
2015
+                0x0800c610       0x22 Src\zig_operate.o
2016
+ *fill*         0x0800c632        0x2 
2018 2017
  .rodata._global_impure_ptr
2019
-                0x0800c6bc        0x4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-impure.o)
2020
-                0x0800c6bc                _global_impure_ptr
2018
+                0x0800c634        0x4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-impure.o)
2019
+                0x0800c634                _global_impure_ptr
2021 2020
  .rodata._printf_float.str1.1
2022
-                0x0800c6c0       0x12 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_float.o)
2021
+                0x0800c638       0x12 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_float.o)
2023 2022
  .rodata._printf_i.str1.1
2024
-                0x0800c6d2       0x22 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_i.o)
2023
+                0x0800c64a       0x22 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf_i.o)
2025 2024
  .rodata._dtoa_r.str1.1
2026
-                0x0800c6f4        0xd c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-dtoa.o)
2025
+                0x0800c66c        0xd c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-dtoa.o)
2027 2026
                                   0xf (size before relaxing)
2028
- *fill*         0x0800c701        0x3 
2027
+ *fill*         0x0800c679        0x3 
2029 2028
  .rodata.__sf_fake_stderr
2030
-                0x0800c704       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
2031
-                0x0800c704                __sf_fake_stderr
2029
+                0x0800c67c       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
2030
+                0x0800c67c                __sf_fake_stderr
2032 2031
  .rodata.__sf_fake_stdin
2033
-                0x0800c724       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
2034
-                0x0800c724                __sf_fake_stdin
2032
+                0x0800c69c       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
2033
+                0x0800c69c                __sf_fake_stdin
2035 2034
  .rodata.__sf_fake_stdout
2036
-                0x0800c744       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
2037
-                0x0800c744                __sf_fake_stdout
2038
- *fill*         0x0800c764        0x4 
2035
+                0x0800c6bc       0x20 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-findfp.o)
2036
+                0x0800c6bc                __sf_fake_stdout
2037
+ *fill*         0x0800c6dc        0x4 
2039 2038
  .rodata.__mprec_bigtens
2040
-                0x0800c768       0x28 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
2041
-                0x0800c768                __mprec_bigtens
2039
+                0x0800c6e0       0x28 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
2040
+                0x0800c6e0                __mprec_bigtens
2042 2041
  .rodata.__mprec_tens
2043
-                0x0800c790       0xc8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
2044
-                0x0800c790                __mprec_tens
2042
+                0x0800c708       0xc8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
2043
+                0x0800c708                __mprec_tens
2045 2044
  .rodata.p05.6052
2046
-                0x0800c858        0xc c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
2045
+                0x0800c7d0        0xc c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-mprec.o)
2047 2046
  .rodata._vfprintf_r.str1.1
2048
-                0x0800c864       0x11 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf.o)
2047
+                0x0800c7dc       0x11 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-nano-vfprintf.o)
2049 2048
  .rodata._setlocale_r.str1.1
2050
-                0x0800c875        0x6 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-locale.o)
2049
+                0x0800c7ed        0x6 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-locale.o)
2051 2050
                                   0x9 (size before relaxing)
2052 2051
  .rodata.str1.1
2053
-                0x0800c87b        0x2 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-locale.o)
2052
+                0x0800c7f3        0x2 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-locale.o)
2054 2053
  .rodata._ctype_
2055
-                0x0800c87d      0x101 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-ctype_.o)
2056
-                0x0800c87d                _ctype_
2057
-                0x0800c980                . = ALIGN (0x4)
2058
- *fill*         0x0800c97e        0x2 
2054
+                0x0800c7f5      0x101 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/../../../../arm-atollic-eabi/lib/armv7-m\libc_nano.a(lib_a-ctype_.o)
2055
+                0x0800c7f5                _ctype_
2056
+                0x0800c8f8                . = ALIGN (0x4)
2057
+ *fill*         0x0800c8f6        0x2 
2059 2058
 
2060 2059
 .ARM.extab
2061 2060
  *(.ARM.extab* .gnu.linkonce.armextab.*)
2062 2061
 
2063
-.ARM            0x0800c980        0x8
2064
-                0x0800c980                __exidx_start = .
2062
+.ARM            0x0800c8f8        0x8
2063
+                0x0800c8f8                __exidx_start = .
2065 2064
  *(.ARM.exidx*)
2066
- .ARM.exidx     0x0800c980        0x8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m\libgcc.a(_udivmoddi4.o)
2067
-                0x0800c988                __exidx_end = .
2065
+ .ARM.exidx     0x0800c8f8        0x8 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m\libgcc.a(_udivmoddi4.o)
2066
+                0x0800c900                __exidx_end = .
2068 2067
 
2069
-.rel.dyn        0x0800c988        0x0
2070
- .rel.iplt      0x0800c988        0x0 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
2068
+.rel.dyn        0x0800c900        0x0
2069
+ .rel.iplt      0x0800c900        0x0 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
2071 2070
 
2072
-.preinit_array  0x0800c988        0x0
2073
-                0x0800c988                PROVIDE (__preinit_array_start, .)
2071
+.preinit_array  0x0800c900        0x0
2072
+                0x0800c900                PROVIDE (__preinit_array_start, .)
2074 2073
  *(.preinit_array*)
2075
-                0x0800c988                PROVIDE (__preinit_array_end, .)
2074
+                0x0800c900                PROVIDE (__preinit_array_end, .)
2076 2075
 
2077
-.init_array     0x0800c988        0x4
2078
-                0x0800c988                PROVIDE (__init_array_start, .)
2076
+.init_array     0x0800c900        0x4
2077
+                0x0800c900                PROVIDE (__init_array_start, .)
2079 2078
  *(SORT(.init_array.*))
2080 2079
  *(.init_array*)
2081
- .init_array    0x0800c988        0x4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
2082
-                0x0800c98c                PROVIDE (__init_array_end, .)
2080
+ .init_array    0x0800c900        0x4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
2081
+                0x0800c904                PROVIDE (__init_array_end, .)
2083 2082
 
2084
-.fini_array     0x0800c98c        0x4
2083
+.fini_array     0x0800c904        0x4
2085 2084
                 [!provide]                PROVIDE (__fini_array_start, .)
2086 2085
  *(SORT(.fini_array.*))
2087 2086
  *(.fini_array*)
2088
- .fini_array    0x0800c98c        0x4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
2087
+ .fini_array    0x0800c904        0x4 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
2089 2088
                 [!provide]                PROVIDE (__fini_array_end, .)
2090
-                0x0800c990                _sidata = LOADADDR (.data)
2089
+                0x0800c908                _sidata = LOADADDR (.data)
2091 2090
 
2092
-.data           0x20000000      0x404 load address 0x0800c990
2091
+.data           0x20000000      0x404 load address 0x0800c908
2093 2092
                 0x20000000                . = ALIGN (0x4)
2094 2093
                 0x20000000                _sdata = .
2095 2094
  *(.data)
@@ -2184,11 +2183,11 @@ LOAD c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../l
2184 2183
                 0x20000404                . = ALIGN (0x4)
2185 2184
                 0x20000404                _edata = .
2186 2185
 
2187
-.igot.plt       0x20000404        0x0 load address 0x0800cd94
2186
+.igot.plt       0x20000404        0x0 load address 0x0800cd0c
2188 2187
  .igot.plt      0x20000404        0x0 c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtbegin.o
2189 2188
                 0x20000404                . = ALIGN (0x4)
2190 2189
 
2191
-.bss            0x20000408     0x1390 load address 0x0800cd94
2190
+.bss            0x20000408     0x1390 load address 0x0800cd0c
2192 2191
                 0x20000408                _sbss = .
2193 2192
                 0x20000408                __bss_start__ = _sbss
2194 2193
  *(.bss)
@@ -2245,7 +2244,7 @@ LOAD c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../l
2245 2244
                 0x20001798                __bss_end__ = _ebss
2246 2245
 
2247 2246
 ._user_heap_stack
2248
-                0x20001798      0x600 load address 0x0800cd94
2247
+                0x20001798      0x600 load address 0x0800cd0c
2249 2248
                 0x20001798                . = ALIGN (0x4)
2250 2249
                 0x20001798                PROVIDE (end, .)
2251 2250
                 [!provide]                PROVIDE (_end, .)
@@ -2439,7 +2438,7 @@ LOAD c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../l
2439 2438
                 0x00000ec4       0x1d c:/program files (x86)/atollic/truestudio for stm32 9.3.0/armtools/bin/../lib/gcc/arm-atollic-eabi/6.3.1/armv7-m/crtn.o
2440 2439
 OUTPUT(STM32F103_ATTEN_PLL_Zig.elf elf32-littlearm)
2441 2440
 
2442
-.debug_info     0x00000000    0x2a316
2441
+.debug_info     0x00000000    0x2a2d1
2443 2442
  .debug_info    0x00000000     0x102e Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal.o
2444 2443
  .debug_info    0x0000102e     0x16a1 Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_adc.o
2445 2444
  .debug_info    0x000026cf     0x138b Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_adc_ex.o
@@ -2467,8 +2466,8 @@ OUTPUT(STM32F103_ATTEN_PLL_Zig.elf elf32-littlearm)
2467 2466
  .debug_info    0x00024e5c      0xfe1 Src\syscalls.o
2468 2467
  .debug_info    0x00025e3d      0xc4d Src\system_stm32f1xx.o
2469 2468
  .debug_info    0x00026a8a     0x1731 Src\uart.o
2470
- .debug_info    0x000281bb     0x20ea Src\zig_operate.o
2471
- .debug_info    0x0002a2a5       0x71 startup\startup_stm32f103xe.o
2469
+ .debug_info    0x000281bb     0x20a5 Src\zig_operate.o
2470
+ .debug_info    0x0002a260       0x71 startup\startup_stm32f103xe.o
2472 2471
 
2473 2472
 .debug_abbrev   0x00000000     0x50e0
2474 2473
  .debug_abbrev  0x00000000      0x315 Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal.o
@@ -2501,7 +2500,7 @@ OUTPUT(STM32F103_ATTEN_PLL_Zig.elf elf32-littlearm)
2501 2500
  .debug_abbrev  0x00004d6e      0x360 Src\zig_operate.o
2502 2501
  .debug_abbrev  0x000050ce       0x12 startup\startup_stm32f103xe.o
2503 2502
 
2504
-.debug_loc      0x00000000     0x9c49
2503
+.debug_loc      0x00000000     0x9c3b
2505 2504
  .debug_loc     0x00000000      0x11b Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal.o
2506 2505
  .debug_loc     0x0000011b      0x87e Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_adc.o
2507 2506
  .debug_loc     0x00000999      0x769 Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_adc_ex.o
@@ -2528,7 +2527,7 @@ OUTPUT(STM32F103_ATTEN_PLL_Zig.elf elf32-littlearm)
2528 2527
  .debug_loc     0x000092ce      0x3ef Src\syscalls.o
2529 2528
  .debug_loc     0x000096bd       0xcd Src\system_stm32f1xx.o
2530 2529
  .debug_loc     0x0000978a      0x108 Src\uart.o
2531
- .debug_loc     0x00009892      0x3b7 Src\zig_operate.o
2530
+ .debug_loc     0x00009892      0x3a9 Src\zig_operate.o
2532 2531
 
2533 2532
 .debug_aranges  0x00000000      0xdf8
2534 2533
  .debug_aranges
@@ -2621,7 +2620,7 @@ OUTPUT(STM32F103_ATTEN_PLL_Zig.elf elf32-littlearm)
2621 2620
  .debug_ranges  0x000011d0       0x40 Src\zig_operate.o
2622 2621
  .debug_ranges  0x00001210       0x20 startup\startup_stm32f103xe.o
2623 2622
 
2624
-.debug_line     0x00000000     0x9cbf
2623
+.debug_line     0x00000000     0x9cbe
2625 2624
  .debug_line    0x00000000      0x45f Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal.o
2626 2625
  .debug_line    0x0000045f      0x863 Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_adc.o
2627 2626
  .debug_line    0x00000cc2      0x737 Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_adc_ex.o
@@ -2649,8 +2648,8 @@ OUTPUT(STM32F103_ATTEN_PLL_Zig.elf elf32-littlearm)
2649 2648
  .debug_line    0x00008d0e      0x3c0 Src\syscalls.o
2650 2649
  .debug_line    0x000090ce      0x2bf Src\system_stm32f1xx.o
2651 2650
  .debug_line    0x0000938d      0x38d Src\uart.o
2652
- .debug_line    0x0000971a      0x528 Src\zig_operate.o
2653
- .debug_line    0x00009c42       0x7d startup\startup_stm32f103xe.o
2651
+ .debug_line    0x0000971a      0x527 Src\zig_operate.o
2652
+ .debug_line    0x00009c41       0x7d startup\startup_stm32f103xe.o
2654 2653
 
2655 2654
 .debug_str      0x00000000     0x5715
2656 2655
  .debug_str     0x00000000      0xc6c Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal.o

+ 1 - 1
Src/main.c

@@ -194,7 +194,7 @@ int main(void)
194 194
 // PYJ.2019.07.30_BEGIN -- 
195 195
     SubmitDAC(0x0FFF);
196 196
     SubmitDAC(0x13FF);
197
-    SubmitDAC(0x2FFF);
197
+    SubmitDAC(0x24FF);
198 198
     SubmitDAC(0x35FF);
199 199
     SubmitDAC(0x46FF);
200 200
     SubmitDAC(0x57FF);

+ 3 - 5
Src/zig_operate.c

@@ -493,7 +493,6 @@ void RF_Operate(uint8_t* data_buf){
493 493
     if(Prev_data[INDEX_PATH_EN_2_1G_DL] != data_buf[INDEX_PATH_EN_2_1G_DL]){
494 494
         Power_ON_OFF_Ctrl(INDEX_PATH_EN_2_1G_DL,data_buf[INDEX_PATH_EN_2_1G_DL]);
495 495
         Prev_data[INDEX_PATH_EN_2_1G_DL] = data_buf[INDEX_PATH_EN_2_1G_DL];
496
-
497 496
     }
498 497
     if(Prev_data[INDEX_PATH_EN_2_1G_UL] != data_buf[INDEX_PATH_EN_2_1G_UL]){
499 498
         Power_ON_OFF_Ctrl(INDEX_PATH_EN_2_1G_UL,data_buf[INDEX_PATH_EN_2_1G_UL]);
@@ -527,7 +526,6 @@ void RF_Operate(uint8_t* data_buf){
527 526
         printf("POWER : %d \r\n",Prev_data[INDEX_PLL_ON_OFF_3_5G_H]);
528 527
         if(data_buf[INDEX_PLL_ON_OFF_3_5G_H]){
529 528
             printf("PLL CTRL START !! \r\n");
530
-//            ADF4153_Init();
531 529
             temp_reg = ADF4153_Freq_Calc(3934500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);
532 530
             ADF4153_Module_Ctrl(Pll_3_5_H,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
533 531
         }
@@ -578,8 +576,8 @@ void RF_Operate(uint8_t* data_buf){
578 576
     if((Prev_data[INDEX_DAC_VCtrl_C_H] != data_buf[INDEX_DAC_VCtrl_C_H])
579 577
         ||(Prev_data[INDEX_DAC_VCtrl_C_L] != data_buf[INDEX_DAC_VCtrl_C_L])){
580 578
         ADC_Modify = 1;
581
-        printf("Prev_data[INDEX_DAC_VCtrl_C_H] : %x \r\n",Prev_data[INDEX_DAC_VCtrl_C_H]);
582
-        printf("Prev_data[INDEX_DAC_VCtrl_C_L] : %x \r\n",Prev_data[INDEX_DAC_VCtrl_C_L]);
579
+//        printf("Prev_data[INDEX_DAC_VCtrl_C_H] : %x \r\n",Prev_data[INDEX_DAC_VCtrl_C_H]);
580
+//        printf("Prev_data[INDEX_DAC_VCtrl_C_L] : %x \r\n",Prev_data[INDEX_DAC_VCtrl_C_L]);
583 581
 
584 582
         Prev_data[INDEX_DAC_VCtrl_C_H] = data_buf[INDEX_DAC_VCtrl_C_H];
585 583
         Prev_data[INDEX_DAC_VCtrl_C_L] = data_buf[INDEX_DAC_VCtrl_C_L];        
@@ -621,7 +619,7 @@ void RF_Operate(uint8_t* data_buf){
621 619
 //        SubmitDAC(0x800C);
622 620
 //        SubmitDAC(0x2FFF );
623 621
 //        SubmitDAC(0xA000);
624
-        printf("DAC CTRL START \r\n");
622
+//        printf("DAC CTRL START \r\n");
625 623
 //        SubmitDAC(0x800C);
626 624
 //        SubmitDAC(0xA000);
627 625
 

+ 31 - 0
insight/STM32F103_ATTEN_PLL_Zig.si4project/Backup/AD5318(6805).c

@@ -0,0 +1,31 @@
1
+/*
2
+ * AD5318.c
3
+ *
4
+ *  Created on: 2019. 7. 30.
5
+ *      Author: parkyj
6
+ */
7
+ #include "ad5318.h"
8
+void SubmitDAC(uint16_t ShiftTarget) {
9
+    char i; /* serial counter */
10
+    printf("ShiftTarget : %x \r\n",ShiftTarget);
11
+    HAL_GPIO_WritePin(DA_SYNC_GPIO_Port, DA_SYNC_Pin, GPIO_PIN_RESET);    
12
+    for (i=0;i < 16;i++) { /* loop through all 16 data bits */
13
+        HAL_GPIO_WritePin(DA_SCLK_GPIO_Port, DA_SCLK_Pin, GPIO_PIN_SET); /* rise clk line again */
14
+        if (ShiftTarget & 0x8000) HAL_GPIO_WritePin(DA_DIN_GPIO_Port, DA_DIN_Pin, GPIO_PIN_SET);
15
+        else HAL_GPIO_WritePin(DA_DIN_GPIO_Port, DA_DIN_Pin, GPIO_PIN_RESET); /* set data bit */
16
+        HAL_GPIO_WritePin(DA_SCLK_GPIO_Port, DA_SCLK_Pin, GPIO_PIN_RESET); /* lower clock line */
17
+        ShiftTarget <<= 1;
18
+    }
19
+    HAL_GPIO_WritePin(DA_LDAC_GPIO_Port, DA_LDAC_Pin, GPIO_PIN_SET);        
20
+    Pol_Delay_us(10);
21
+    HAL_GPIO_WritePin(DA_LDAC_GPIO_Port, DA_LDAC_Pin, GPIO_PIN_RESET);    
22
+    HAL_GPIO_WritePin(DA_SYNC_GPIO_Port, DA_SYNC_Pin, GPIO_PIN_SET);    
23
+    HAL_GPIO_WritePin(DA_DIN_GPIO_Port, DA_DIN_Pin, GPIO_PIN_RESET);
24
+    HAL_GPIO_WritePin(DA_LDAC_GPIO_Port, DA_LDAC_Pin, GPIO_PIN_SET);            
25
+    /* rise DAC SYNC line again */
26
+    HAL_GPIO_WritePin(DA_SYNC_GPIO_Port, DA_SYNC_Pin, GPIO_PIN_RESET);    
27
+    HAL_GPIO_WritePin(DA_LDAC_GPIO_Port, DA_LDAC_Pin, GPIO_PIN_RESET);            
28
+    
29
+}
30
+
31
+

+ 779 - 0
insight/STM32F103_ATTEN_PLL_Zig.si4project/Backup/main(167).c

@@ -0,0 +1,779 @@
1
+/* USER CODE BEGIN Header */
2
+/**
3
+  ******************************************************************************
4
+  * @file           : main.c
5
+  * @brief          : Main program body
6
+  ******************************************************************************
7
+  * @attention
8
+  *
9
+  * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
10
+  * All rights reserved.</center></h2>
11
+  *
12
+  * This software component is licensed by ST under BSD 3-Clause license,
13
+  * the "License"; You may not use this file except in compliance with the
14
+  * License. You may obtain a copy of the License at:
15
+  *                        opensource.org/licenses/BSD-3-Clause
16
+  *
17
+  ******************************************************************************
18
+  */
19
+/* USER CODE END Header */
20
+
21
+/* Includes ------------------------------------------------------------------*/
22
+#include "main.h"
23
+
24
+/* Private includes ----------------------------------------------------------*/
25
+/* USER CODE BEGIN Includes */
26
+
27
+/* USER CODE END Includes */
28
+
29
+/* Private typedef -----------------------------------------------------------*/
30
+/* USER CODE BEGIN PTD */
31
+
32
+/* USER CODE END PTD */
33
+
34
+/* Private define ------------------------------------------------------------*/
35
+/* USER CODE BEGIN PD */
36
+
37
+/* USER CODE END PD */
38
+
39
+/* Private macro -------------------------------------------------------------*/
40
+/* USER CODE BEGIN PM */
41
+
42
+/* USER CODE END PM */
43
+
44
+/* Private variables ---------------------------------------------------------*/
45
+ADC_HandleTypeDef hadc1;
46
+DMA_HandleTypeDef hdma_adc1;
47
+
48
+TIM_HandleTypeDef htim6;
49
+
50
+UART_HandleTypeDef huart1;
51
+DMA_HandleTypeDef hdma_usart1_rx;
52
+DMA_HandleTypeDef hdma_usart1_tx;
53
+
54
+/* USER CODE BEGIN PV */
55
+volatile uint32_t AdcTimerCnt = 0;
56
+volatile uint32_t LedTimerCnt = 0;
57
+volatile uint32_t UartRxTimerCnt = 0;
58
+//volatile uint32_t UartTxTimerCnt = 0;
59
+
60
+/* USER CODE END PV */
61
+
62
+/* Private function prototypes -----------------------------------------------*/
63
+void SystemClock_Config(void);
64
+static void MX_GPIO_Init(void);
65
+static void MX_DMA_Init(void);
66
+static void MX_ADC1_Init(void);
67
+static void MX_USART1_UART_Init(void);
68
+static void MX_TIM6_Init(void);
69
+static void MX_NVIC_Init(void);
70
+/* USER CODE BEGIN PFP */
71
+
72
+/* USER CODE END PFP */
73
+
74
+/* Private user code ---------------------------------------------------------*/
75
+/* USER CODE BEGIN 0 */
76
+#define ADC_EA     14
77
+uint32_t ADCvalue[ADC_EA];
78
+
79
+#if 1 // PYJ.2019.07.26_BEGIN --
80
+
81
+void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
82
+{
83
+    if(htim->Instance == TIM6){
84
+        UartRxTimerCnt++;
85
+        LedTimerCnt++;
86
+        AdcTimerCnt++;
87
+    }
88
+} 
89
+#endif // PYJ.2019.07.26_END -- 
90
+int _write (int file, uint8_t *ptr, uint16_t len)
91
+{
92
+    HAL_UART_Transmit(&huart1, ptr, len,10);
93
+//    HAL_UART_Transmit_IT(&huart1, ptr, len);
94
+    return len;
95
+}
96
+void Pol_Delay_us(volatile uint32_t microseconds)
97
+{
98
+  /* Go to number of cycles for system */
99
+  microseconds *= (SystemCoreClock / 1000000);
100
+ 
101
+  /* Delay till end */
102
+  while (microseconds--);
103
+}
104
+/* define address bits for addressing dac outputs. */
105
+#define SPI_DAC_ADDR0  (1 << 12)
106
+#define SPI_DAC_ADDR1  (1 << 13)
107
+#define SPI_DAC_ADDR2  (1 << 14)
108
+
109
+/* define addresses for each dac output. */
110
+#define SPI_DAC_OUTPUT_A   0x00
111
+#define SPI_DAC_OUTPUT_B   SPI_DAC_ADDR0
112
+#define SPI_DAC_OUTPUT_C   SPI_DAC_ADDR1
113
+#define SPI_DAC_OUTPUT_D  (SPI_DAC_ADDR1 | SPI_DAC_ADDR0)
114
+#define SPI_DAC_OUTPUT_E   SPI_DAC_ADDR2
115
+#define SPI_DAC_OUTPUT_F  (SPI_DAC_ADDR2 | SPI_DAC_ADDR0)
116
+#define SPI_DAC_OUTPUT_G  (SPI_DAC_ADDR2 | SPI_DAC_ADDR1)
117
+#define SPI_DAC_OUTPUT_H  (SPI_DAC_ADDR2 | SPI_DAC_ADDR1 | SPI_DAC_ADDR0)
118
+
119
+
120
+/* USER CODE END 0 */
121
+
122
+/**
123
+  * @brief  The application entry point.
124
+  * @retval int
125
+  */
126
+int main(void)
127
+{
128
+  /* USER CODE BEGIN 1 */
129
+
130
+  /* USER CODE END 1 */
131
+  
132
+
133
+  /* MCU Configuration--------------------------------------------------------*/
134
+
135
+  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
136
+  HAL_Init();
137
+
138
+  /* USER CODE BEGIN Init */
139
+
140
+  /* USER CODE END Init */
141
+
142
+  /* Configure the system clock */
143
+  SystemClock_Config();
144
+
145
+  /* USER CODE BEGIN SysInit */
146
+
147
+  /* USER CODE END SysInit */
148
+
149
+  /* Initialize all configured peripherals */
150
+  MX_GPIO_Init();
151
+  MX_DMA_Init();
152
+  MX_ADC1_Init();
153
+  MX_USART1_UART_Init();
154
+  MX_TIM6_Init();
155
+
156
+  /* Initialize interrupts */
157
+  MX_NVIC_Init();
158
+  /* USER CODE BEGIN 2 */
159
+  setbuf(stdout, NULL);
160
+#ifdef DEBUG_PRINT
161
+  printf("UART Start \r\n");
162
+#endif /* DEBUG_PRINT */
163
+  HAL_UART_Receive_DMA(&huart1, TerminalQueue.Buffer, 1);
164
+  PE43711_PinInit();
165
+    HAL_GPIO_WritePin(PATH_EN_3_5G_L_GPIO_Port,PATH_EN_3_5G_L_Pin, GPIO_PIN_SET);
166
+    HAL_GPIO_WritePin(PATH_EN_3_5G_H_GPIO_Port,PATH_EN_3_5G_H_Pin, GPIO_PIN_SET);
167
+    HAL_GPIO_WritePin(PATH_EN_3_5G_DL_GPIO_Port,PATH_EN_3_5G_DL_Pin, GPIO_PIN_SET);
168
+    HAL_GPIO_WritePin(PATH_EN_3_5G_UL_GPIO_Port,PATH_EN_3_5G_UL_Pin, GPIO_PIN_SET);
169
+    HAL_GPIO_WritePin(PATH_EN_3_5G_L_GPIO_Port,PATH_EN_3_5G_L_Pin, GPIO_PIN_SET);  
170
+    HAL_GPIO_WritePin(PLL_ON_OFF_3_5G_H_GPIO_Port,PLL_ON_OFF_3_5G_H_Pin, GPIO_PIN_SET);
171
+    HAL_GPIO_WritePin(PLL_ON_OFF_3_5G_L_GPIO_Port,PLL_ON_OFF_3_5G_L_Pin, GPIO_PIN_SET);  
172
+    HAL_GPIO_WritePin(PATH_EN_2_1G_DL_GPIO_Port,PATH_EN_2_1G_DL_Pin, GPIO_PIN_SET);
173
+    HAL_GPIO_WritePin(PATH_EN_2_1G_UL_GPIO_Port,PATH_EN_2_1G_UL_Pin, GPIO_PIN_SET);
174
+    HAL_GPIO_WritePin(PATH_EN_1_8G_DL_GPIO_Port,PATH_EN_1_8G_DL_Pin, GPIO_PIN_SET);
175
+    HAL_GPIO_WritePin(PATH_EN_1_8G_UL_GPIO_Port,PATH_EN_1_8G_UL_Pin, GPIO_PIN_SET);
176
+
177
+
178
+    HAL_GPIO_WritePin(_T_SYNC_UL_GPIO_Port,_T_SYNC_UL_Pin, GPIO_PIN_RESET);
179
+    HAL_GPIO_WritePin(T_SYNC_UL_GPIO_Port,T_SYNC_UL_Pin, GPIO_PIN_RESET);
180
+    HAL_GPIO_WritePin(_T_SYNC_DL_GPIO_Port,_T_SYNC_DL_Pin, GPIO_PIN_SET);
181
+    HAL_GPIO_WritePin(T_SYNC_DL_GPIO_Port,T_SYNC_DL_Pin, GPIO_PIN_SET);                
182
+    HAL_Delay(1);
183
+    Path_Init();
184
+    ADF4153_Init();
185
+//    ad53_write(0xf000);
186
+//    ad53_write(0xC000);
187
+//    ad53_write(0x8000);
188
+//    ad53_write(0xA000); 
189
+    SubmitDAC(0x800C);
190
+    SubmitDAC(0xA000);
191
+
192
+#if 1 // PYJ.2019.07.30_BEGIN -- 
193
+    
194
+    SubmitDAC(0x0FFF);
195
+    SubmitDAC(0x13FF);
196
+    SubmitDAC(0x23FF);
197
+    SubmitDAC(0x35FF);
198
+    SubmitDAC(0x46FF);
199
+    SubmitDAC(0x57FF);
200
+    SubmitDAC(0x68FF);
201
+    SubmitDAC(0x79FF);
202
+#endif // PYJ.2019.07.30_END -- 
203
+        
204
+//    ad53_write(0x2BFF);
205
+
206
+#ifdef DEBUG_PRINT
207
+  printf("\r\nPLL_EN_3_5G_L_GPIO_Port\r\n");
208
+#endif /* DEBUG_PRINT */
209
+  
210
+#ifdef DEBUG_PRINT
211
+  printf("\r\nPLL_EN_2_1G_UL_GPIO_Port\r\n");
212
+#endif /* DEBUG_PRINT */
213
+
214
+  PLL_Setting_st Pll_test3 = {
215
+      PLL_CLK_GPIO_Port,
216
+      PLL_CLK_Pin,
217
+      PLL_DATA_GPIO_Port,
218
+      PLL_DATA_Pin,
219
+      PLL_EN_2_1G_UL_GPIO_Port,    
220
+      PLL_EN_2_1G_UL_Pin,
221
+  };
222
+  ADF4113_Module_Ctrl(Pll_test3,0x000410,0x59A31,0x9f8092);
223
+  HAL_Delay(1);
224
+#ifdef DEBUG_PRINT
225
+  printf("\r\nPLL_EN_2_1G_DL_GPIO_Port\r\n");
226
+#endif /* DEBUG_PRINT */
227
+    
228
+  PLL_Setting_st Pll_test4 = {
229
+      PLL_CLK_GPIO_Port,
230
+      PLL_CLK_Pin,
231
+      PLL_DATA_GPIO_Port,
232
+      PLL_DATA_Pin,
233
+      PLL_EN_2_1G_DL_GPIO_Port,    
234
+      PLL_EN_2_1G_DL_Pin,
235
+  };
236
+  ADF4113_Module_Ctrl(Pll_test4,0x410,0x4DE71,0x9F8092);
237
+
238
+    HAL_Delay(1);
239
+#ifdef DEBUG_PRINT
240
+    printf("\r\nPLL_EN_1_8G_UL_GPIO_Port\r\n");
241
+#endif /* DEBUG_PRINT */
242
+    PLL_Setting_st Pll_test5 = {
243
+        PLL_CLK_GPIO_Port,
244
+        PLL_CLK_Pin,
245
+        PLL_DATA_GPIO_Port,
246
+        PLL_DATA_Pin,
247
+        PLL_EN_1_8G_UL_GPIO_Port,    
248
+        PLL_EN_1_8G_UL_Pin,
249
+  };
250
+  ADF4113_Module_Ctrl(Pll_test5,0x000410,0x038D31,0x9f8092);
251
+    HAL_Delay(1);
252
+#ifdef DEBUG_PRINT
253
+    printf("\r\nPLL_EN_1_8G_DL_GPIO_Port\r\n");
254
+#endif /* DEBUG_PRINT */
255
+    PLL_Setting_st Pll_test6 = {
256
+        PLL_CLK_GPIO_Port,
257
+        PLL_CLK_Pin,
258
+        PLL_DATA_GPIO_Port,
259
+        PLL_DATA_Pin,
260
+        PLL_EN_1_8G_DL_GPIO_Port,    
261
+        PLL_EN_1_8G_DL_Pin,
262
+  };
263
+  ADF4113_Module_Ctrl(Pll_test6,0x000410,0x03E801,0x9F8092);
264
+  BDA4601_Test();
265
+  HAL_ADCEx_Calibration_Start(&hadc1);
266
+
267
+
268
+//  ADF_Module_Ctrl(Pll_test,0x324000,0x144051,0x0017c2,0x0003c7);
269
+
270
+  /* USER CODE END 2 */
271
+
272
+  /* Infinite loop */
273
+  /* USER CODE BEGIN WHILE */
274
+//  while(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK); //ADC Calibration 
275
+//   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCvalue, ADC_EA);
276
+  while (1)
277
+  {
278
+    if(LedTimerCnt > 500){HAL_GPIO_TogglePin(BOOT_LED_GPIO_Port,GPIO_PIN_14);LedTimerCnt = 0;}
279
+    while (TerminalQueue.data > 0 && UartRxTimerCnt > 100) GetDataFromUartQueue(&hTerminal);
280
+    if(AdcTimerCnt > 3000){
281
+        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCvalue, 14);  
282
+        for(uint8_t i = 0; i< ADC_EA; i++){
283
+            Prev_data[INDEX_DET_1_8G_DL_IN_H + i]     = ((ADCvalue[i] & 0x0F00) >> 8);
284
+            Prev_data[INDEX_DET_1_8G_DL_IN_L + i] = (ADCvalue[i] & 0x00FF);
285
+//            printf("Prev_data[INDEX_DET_1_8G_DL_IN_H + i] : %x\r\n",Prev_data[INDEX_DET_1_8G_DL_IN_H + i]);
286
+//            printf("Prev_data[INDEX_DET_1_8G_DL_IN_L + i] : %x\r\n",Prev_data[INDEX_DET_1_8G_DL_IN_L + i]);            
287
+        }
288
+#if 1 // PYJ.2019.07.29_BEGIN -- 
289
+//        printf("====================================\r\n");
290
+//            for(uint8_t i = 0; i< ADC_EA; i++){
291
+//                printf("%x ",ADCvalue[i]);
292
+//                printf("%d",ADCvalue[i]);
293
+//                printf("\r\n");
294
+//            }
295
+//                printf("\r\nADC[%d] : %d\r\n ",i,ADCvalue[i]);
296
+//        printf("====================================\r\n");
297
+#endif // PYJ.2019.07.29_END -- 
298
+        AdcTimerCnt = 0;
299
+
300
+    }
301
+
302
+    /* USER CODE END WHILE */
303
+
304
+    /* USER CODE BEGIN 3 */
305
+  }
306
+  /* USER CODE END 3 */
307
+}
308
+
309
+/**
310
+  * @brief System Clock Configuration
311
+  * @retval None
312
+  */
313
+void SystemClock_Config(void)
314
+{
315
+  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
316
+  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
317
+  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
318
+
319
+  /** Initializes the CPU, AHB and APB busses clocks 
320
+  */
321
+  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
322
+  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
323
+  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
324
+  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
325
+  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
326
+  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL15;
327
+  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
328
+  {
329
+    Error_Handler();
330
+  }
331
+  /** Initializes the CPU, AHB and APB busses clocks 
332
+  */
333
+  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
334
+                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
335
+  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
336
+  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
337
+  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
338
+  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
339
+
340
+  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
341
+  {
342
+    Error_Handler();
343
+  }
344
+  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
345
+  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
346
+  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
347
+  {
348
+    Error_Handler();
349
+  }
350
+}
351
+
352
+/**
353
+  * @brief NVIC Configuration.
354
+  * @retval None
355
+  */
356
+static void MX_NVIC_Init(void)
357
+{
358
+  /* USART1_IRQn interrupt configuration */
359
+  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
360
+  HAL_NVIC_EnableIRQ(USART1_IRQn);
361
+  /* TIM6_IRQn interrupt configuration */
362
+  HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
363
+  HAL_NVIC_EnableIRQ(TIM6_IRQn);
364
+  /* DMA1_Channel1_IRQn interrupt configuration */
365
+  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
366
+  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
367
+  /* DMA1_Channel4_IRQn interrupt configuration */
368
+  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
369
+  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
370
+  /* DMA1_Channel5_IRQn interrupt configuration */
371
+  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
372
+  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
373
+}
374
+
375
+/**
376
+  * @brief ADC1 Initialization Function
377
+  * @param None
378
+  * @retval None
379
+  */
380
+static void MX_ADC1_Init(void)
381
+{
382
+
383
+  /* USER CODE BEGIN ADC1_Init 0 */
384
+
385
+  /* USER CODE END ADC1_Init 0 */
386
+
387
+  ADC_ChannelConfTypeDef sConfig = {0};
388
+
389
+  /* USER CODE BEGIN ADC1_Init 1 */
390
+
391
+  /* USER CODE END ADC1_Init 1 */
392
+  /** Common config 
393
+  */
394
+  hadc1.Instance = ADC1;
395
+  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
396
+  hadc1.Init.ContinuousConvMode = ENABLE;
397
+  hadc1.Init.DiscontinuousConvMode = DISABLE;
398
+  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
399
+  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
400
+  hadc1.Init.NbrOfConversion = 14;
401
+  if (HAL_ADC_Init(&hadc1) != HAL_OK)
402
+  {
403
+    Error_Handler();
404
+  }
405
+  /** Configure Regular Channel 
406
+  */
407
+  sConfig.Channel = ADC_CHANNEL_0;
408
+  sConfig.Rank = ADC_REGULAR_RANK_1;
409
+  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
410
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
411
+  {
412
+    Error_Handler();
413
+  }
414
+  /** Configure Regular Channel 
415
+  */
416
+  sConfig.Channel = ADC_CHANNEL_1;
417
+  sConfig.Rank = ADC_REGULAR_RANK_2;
418
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
419
+  {
420
+    Error_Handler();
421
+  }
422
+  /** Configure Regular Channel 
423
+  */
424
+  sConfig.Channel = ADC_CHANNEL_2;
425
+  sConfig.Rank = ADC_REGULAR_RANK_3;
426
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
427
+  {
428
+    Error_Handler();
429
+  }
430
+  /** Configure Regular Channel 
431
+  */
432
+  sConfig.Channel = ADC_CHANNEL_3;
433
+  sConfig.Rank = ADC_REGULAR_RANK_4;
434
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
435
+  {
436
+    Error_Handler();
437
+  }
438
+  /** Configure Regular Channel 
439
+  */
440
+  sConfig.Channel = ADC_CHANNEL_4;
441
+  sConfig.Rank = ADC_REGULAR_RANK_5;
442
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
443
+  {
444
+    Error_Handler();
445
+  }
446
+  /** Configure Regular Channel 
447
+  */
448
+  sConfig.Channel = ADC_CHANNEL_5;
449
+  sConfig.Rank = ADC_REGULAR_RANK_6;
450
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
451
+  {
452
+    Error_Handler();
453
+  }
454
+  /** Configure Regular Channel 
455
+  */
456
+  sConfig.Channel = ADC_CHANNEL_6;
457
+  sConfig.Rank = ADC_REGULAR_RANK_7;
458
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
459
+  {
460
+    Error_Handler();
461
+  }
462
+  /** Configure Regular Channel 
463
+  */
464
+  sConfig.Channel = ADC_CHANNEL_7;
465
+  sConfig.Rank = ADC_REGULAR_RANK_8;
466
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
467
+  {
468
+    Error_Handler();
469
+  }
470
+  /** Configure Regular Channel 
471
+  */
472
+  sConfig.Channel = ADC_CHANNEL_8;
473
+  sConfig.Rank = ADC_REGULAR_RANK_9;
474
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
475
+  {
476
+    Error_Handler();
477
+  }
478
+  /** Configure Regular Channel 
479
+  */
480
+  sConfig.Channel = ADC_CHANNEL_9;
481
+  sConfig.Rank = ADC_REGULAR_RANK_10;
482
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
483
+  {
484
+    Error_Handler();
485
+  }
486
+  /** Configure Regular Channel 
487
+  */
488
+  sConfig.Channel = ADC_CHANNEL_10;
489
+  sConfig.Rank = ADC_REGULAR_RANK_11;
490
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
491
+  {
492
+    Error_Handler();
493
+  }
494
+  /** Configure Regular Channel 
495
+  */
496
+  sConfig.Channel = ADC_CHANNEL_11;
497
+  sConfig.Rank = ADC_REGULAR_RANK_12;
498
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
499
+  {
500
+    Error_Handler();
501
+  }
502
+  /** Configure Regular Channel 
503
+  */
504
+  sConfig.Channel = ADC_CHANNEL_12;
505
+  sConfig.Rank = ADC_REGULAR_RANK_13;
506
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
507
+  {
508
+    Error_Handler();
509
+  }
510
+  /** Configure Regular Channel 
511
+  */
512
+  sConfig.Channel = ADC_CHANNEL_13;
513
+  sConfig.Rank = ADC_REGULAR_RANK_14;
514
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
515
+  {
516
+    Error_Handler();
517
+  }
518
+  /* USER CODE BEGIN ADC1_Init 2 */
519
+
520
+  /* USER CODE END ADC1_Init 2 */
521
+
522
+}
523
+
524
+/**
525
+  * @brief TIM6 Initialization Function
526
+  * @param None
527
+  * @retval None
528
+  */
529
+static void MX_TIM6_Init(void)
530
+{
531
+
532
+  /* USER CODE BEGIN TIM6_Init 0 */
533
+
534
+  /* USER CODE END TIM6_Init 0 */
535
+
536
+  TIM_MasterConfigTypeDef sMasterConfig = {0};
537
+
538
+  /* USER CODE BEGIN TIM6_Init 1 */
539
+
540
+  /* USER CODE END TIM6_Init 1 */
541
+  htim6.Instance = TIM6;
542
+  htim6.Init.Prescaler = 6000-1;
543
+  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
544
+  htim6.Init.Period = 10;
545
+  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
546
+  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
547
+  {
548
+    Error_Handler();
549
+  }
550
+  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
551
+  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
552
+  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
553
+  {
554
+    Error_Handler();
555
+  }
556
+  /* USER CODE BEGIN TIM6_Init 2 */
557
+
558
+  /* USER CODE END TIM6_Init 2 */
559
+
560
+}
561
+
562
+/**
563
+  * @brief USART1 Initialization Function
564
+  * @param None
565
+  * @retval None
566
+  */
567
+static void MX_USART1_UART_Init(void)
568
+{
569
+
570
+  /* USER CODE BEGIN USART1_Init 0 */
571
+
572
+  /* USER CODE END USART1_Init 0 */
573
+
574
+  /* USER CODE BEGIN USART1_Init 1 */
575
+
576
+  /* USER CODE END USART1_Init 1 */
577
+  huart1.Instance = USART1;
578
+  huart1.Init.BaudRate = 115200;
579
+  huart1.Init.WordLength = UART_WORDLENGTH_8B;
580
+  huart1.Init.StopBits = UART_STOPBITS_1;
581
+  huart1.Init.Parity = UART_PARITY_NONE;
582
+  huart1.Init.Mode = UART_MODE_TX_RX;
583
+  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
584
+  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
585
+  if (HAL_UART_Init(&huart1) != HAL_OK)
586
+  {
587
+    Error_Handler();
588
+  }
589
+  /* USER CODE BEGIN USART1_Init 2 */
590
+
591
+  /* USER CODE END USART1_Init 2 */
592
+
593
+}
594
+
595
+/** 
596
+  * Enable DMA controller clock
597
+  */
598
+static void MX_DMA_Init(void) 
599
+{
600
+  /* DMA controller clock enable */
601
+  __HAL_RCC_DMA1_CLK_ENABLE();
602
+
603
+}
604
+
605
+/**
606
+  * @brief GPIO Initialization Function
607
+  * @param None
608
+  * @retval None
609
+  */
610
+static void MX_GPIO_Init(void)
611
+{
612
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
613
+
614
+  /* GPIO Ports Clock Enable */
615
+  __HAL_RCC_GPIOE_CLK_ENABLE();
616
+  __HAL_RCC_GPIOC_CLK_ENABLE();
617
+  __HAL_RCC_GPIOF_CLK_ENABLE();
618
+  __HAL_RCC_GPIOA_CLK_ENABLE();
619
+  __HAL_RCC_GPIOB_CLK_ENABLE();
620
+  __HAL_RCC_GPIOD_CLK_ENABLE();
621
+  __HAL_RCC_GPIOG_CLK_ENABLE();
622
+
623
+  /*Configure GPIO pin Output Level */
624
+  HAL_GPIO_WritePin(GPIOE, ATT_EN_1_8G_DL1_Pin|ATT_EN_1_8G_DL2_Pin|ATT_EN_1_8G_UL1_Pin|ATT_EN_1_8G_UL2_Pin 
625
+                          |ATT_EN_1_8G_UL3_Pin|PATH_EN_2_1G_DL_Pin|PATH_EN_2_1G_UL_Pin, GPIO_PIN_RESET);
626
+
627
+  /*Configure GPIO pin Output Level */
628
+  HAL_GPIO_WritePin(GPIOC, ATT_EN_1_8G_UL4_Pin|PATH_EN_1_8G_DL_Pin|PATH_EN_1_8G_UL_Pin|PLL_EN_3_5G_L_Pin 
629
+                          |PLL_EN_3_5G_H_Pin|PLL_ON_OFF_3_5G_L_Pin|PLL_DATA_3_5G_Pin|PLL_ON_OFF_3_5G_H_Pin, GPIO_PIN_RESET);
630
+
631
+  /*Configure GPIO pin Output Level */
632
+  HAL_GPIO_WritePin(GPIOF, PLL_EN_1_8G_DL_Pin|PLL_EN_1_8G_UL_Pin|ATT_EN_2_1G_DL1_Pin|ATT_EN_2_1G_DL2_Pin 
633
+                          |ATT_EN_2_1G_UL1_Pin|ATT_EN_2_1G_UL2_Pin|ATT_EN_2_1G_UL3_Pin|ATT_EN_2_1G_UL4_Pin, GPIO_PIN_RESET);
634
+
635
+  /*Configure GPIO pin Output Level */
636
+  HAL_GPIO_WritePin(GPIOD, PLL_DATA_Pin|PLL_CLK_Pin|ATT_DATA_Pin|ATT_CLK_Pin 
637
+                          |DA_LDAC_Pin|ATT_CLK_3_5G_Pin|ATT_EN_3_5G_Pin|ATT_DATA_3_5G_DL_Pin 
638
+                          |ATT_DATA_3_5G_UL_Pin|ATT_DATA_3_5G_COM1_Pin|ATT_DATA_3_5G_COM2_Pin|ATT_DATA_3_5G_COM3_Pin 
639
+                          |PATH_EN_3_5G_L_Pin, GPIO_PIN_RESET);
640
+
641
+  /*Configure GPIO pin Output Level */
642
+  HAL_GPIO_WritePin(GPIOG, DA_SYNC_Pin|DA_SCLK_Pin|DA_DIN_Pin|_T_SYNC_UL_Pin 
643
+                          |T_SYNC_UL_Pin|_T_SYNC_DL_Pin|T_SYNC_DL_Pin|PATH_EN_3_5G_H_Pin 
644
+                          |PATH_EN_3_5G_DL_Pin|PATH_EN_3_5G_UL_Pin|PLL_ON_OFF_3_5G_LG12_Pin|PLL_ON_OFF_3_5G_HG13_Pin 
645
+                          |BOOT_LED_Pin, GPIO_PIN_RESET);
646
+
647
+  /*Configure GPIO pin Output Level */
648
+  HAL_GPIO_WritePin(PLL_CLK_3_5G_GPIO_Port, PLL_CLK_3_5G_Pin, GPIO_PIN_RESET);
649
+
650
+  /*Configure GPIO pin Output Level */
651
+  HAL_GPIO_WritePin(GPIOB, PLL_EN_2_1G_DL_Pin|PLL_EN_2_1G_UL_Pin, GPIO_PIN_RESET);
652
+
653
+  /*Configure GPIO pins : ATT_EN_1_8G_DL1_Pin ATT_EN_1_8G_DL2_Pin ATT_EN_1_8G_UL1_Pin ATT_EN_1_8G_UL2_Pin 
654
+                           ATT_EN_1_8G_UL3_Pin PATH_EN_2_1G_DL_Pin PATH_EN_2_1G_UL_Pin */
655
+  GPIO_InitStruct.Pin = ATT_EN_1_8G_DL1_Pin|ATT_EN_1_8G_DL2_Pin|ATT_EN_1_8G_UL1_Pin|ATT_EN_1_8G_UL2_Pin 
656
+                          |ATT_EN_1_8G_UL3_Pin|PATH_EN_2_1G_DL_Pin|PATH_EN_2_1G_UL_Pin;
657
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
658
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
659
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
660
+  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
661
+
662
+  /*Configure GPIO pins : ATT_EN_1_8G_UL4_Pin PATH_EN_1_8G_DL_Pin PATH_EN_1_8G_UL_Pin PLL_EN_3_5G_L_Pin 
663
+                           PLL_EN_3_5G_H_Pin PLL_ON_OFF_3_5G_L_Pin PLL_DATA_3_5G_Pin PLL_ON_OFF_3_5G_H_Pin */
664
+  GPIO_InitStruct.Pin = ATT_EN_1_8G_UL4_Pin|PATH_EN_1_8G_DL_Pin|PATH_EN_1_8G_UL_Pin|PLL_EN_3_5G_L_Pin 
665
+                          |PLL_EN_3_5G_H_Pin|PLL_ON_OFF_3_5G_L_Pin|PLL_DATA_3_5G_Pin|PLL_ON_OFF_3_5G_H_Pin;
666
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
667
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
668
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
669
+  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
670
+
671
+  /*Configure GPIO pins : PLL_EN_1_8G_DL_Pin PLL_EN_1_8G_UL_Pin ATT_EN_2_1G_DL1_Pin ATT_EN_2_1G_DL2_Pin 
672
+                           ATT_EN_2_1G_UL1_Pin ATT_EN_2_1G_UL2_Pin ATT_EN_2_1G_UL3_Pin ATT_EN_2_1G_UL4_Pin */
673
+  GPIO_InitStruct.Pin = PLL_EN_1_8G_DL_Pin|PLL_EN_1_8G_UL_Pin|ATT_EN_2_1G_DL1_Pin|ATT_EN_2_1G_DL2_Pin 
674
+                          |ATT_EN_2_1G_UL1_Pin|ATT_EN_2_1G_UL2_Pin|ATT_EN_2_1G_UL3_Pin|ATT_EN_2_1G_UL4_Pin;
675
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
676
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
677
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
678
+  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
679
+
680
+  /*Configure GPIO pins : PLL_LD_1_8G_DL_Pin PLL_LD_1_8G_UL_Pin */
681
+  GPIO_InitStruct.Pin = PLL_LD_1_8G_DL_Pin|PLL_LD_1_8G_UL_Pin;
682
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
683
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
684
+  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
685
+
686
+  /*Configure GPIO pins : PLL_DATA_Pin PLL_CLK_Pin ATT_DATA_Pin ATT_CLK_Pin 
687
+                           DA_LDAC_Pin ATT_CLK_3_5G_Pin ATT_EN_3_5G_Pin ATT_DATA_3_5G_DL_Pin 
688
+                           ATT_DATA_3_5G_UL_Pin ATT_DATA_3_5G_COM1_Pin ATT_DATA_3_5G_COM2_Pin ATT_DATA_3_5G_COM3_Pin 
689
+                           PATH_EN_3_5G_L_Pin */
690
+  GPIO_InitStruct.Pin = PLL_DATA_Pin|PLL_CLK_Pin|ATT_DATA_Pin|ATT_CLK_Pin 
691
+                          |DA_LDAC_Pin|ATT_CLK_3_5G_Pin|ATT_EN_3_5G_Pin|ATT_DATA_3_5G_DL_Pin 
692
+                          |ATT_DATA_3_5G_UL_Pin|ATT_DATA_3_5G_COM1_Pin|ATT_DATA_3_5G_COM2_Pin|ATT_DATA_3_5G_COM3_Pin 
693
+                          |PATH_EN_3_5G_L_Pin;
694
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
695
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
696
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
697
+  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
698
+
699
+  /*Configure GPIO pins : ALARM_DC_Pin ALARM_AC_Pin */
700
+  GPIO_InitStruct.Pin = ALARM_DC_Pin|ALARM_AC_Pin;
701
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
702
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
703
+  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
704
+
705
+  /*Configure GPIO pins : DA_SYNC_Pin DA_SCLK_Pin DA_DIN_Pin _T_SYNC_UL_Pin 
706
+                           T_SYNC_UL_Pin _T_SYNC_DL_Pin T_SYNC_DL_Pin PATH_EN_3_5G_H_Pin 
707
+                           PATH_EN_3_5G_DL_Pin PATH_EN_3_5G_UL_Pin PLL_ON_OFF_3_5G_LG12_Pin PLL_ON_OFF_3_5G_HG13_Pin 
708
+                           BOOT_LED_Pin */
709
+  GPIO_InitStruct.Pin = DA_SYNC_Pin|DA_SCLK_Pin|DA_DIN_Pin|_T_SYNC_UL_Pin 
710
+                          |T_SYNC_UL_Pin|_T_SYNC_DL_Pin|T_SYNC_DL_Pin|PATH_EN_3_5G_H_Pin 
711
+                          |PATH_EN_3_5G_DL_Pin|PATH_EN_3_5G_UL_Pin|PLL_ON_OFF_3_5G_LG12_Pin|PLL_ON_OFF_3_5G_HG13_Pin 
712
+                          |BOOT_LED_Pin;
713
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
714
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
715
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
716
+  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
717
+
718
+  /*Configure GPIO pins : PLL_LD_3_5G_L_Pin PLL_LD_3_5G_H_Pin */
719
+  GPIO_InitStruct.Pin = PLL_LD_3_5G_L_Pin|PLL_LD_3_5G_H_Pin;
720
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
721
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
722
+  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
723
+
724
+  /*Configure GPIO pin : PLL_CLK_3_5G_Pin */
725
+  GPIO_InitStruct.Pin = PLL_CLK_3_5G_Pin;
726
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
727
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
728
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
729
+  HAL_GPIO_Init(PLL_CLK_3_5G_GPIO_Port, &GPIO_InitStruct);
730
+
731
+  /*Configure GPIO pins : PLL_EN_2_1G_DL_Pin PLL_EN_2_1G_UL_Pin */
732
+  GPIO_InitStruct.Pin = PLL_EN_2_1G_DL_Pin|PLL_EN_2_1G_UL_Pin;
733
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
734
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
735
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
736
+  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
737
+
738
+  /*Configure GPIO pins : PLL_LD_2_1G_DL_Pin PLL_LD_2_1G_UL_Pin */
739
+  GPIO_InitStruct.Pin = PLL_LD_2_1G_DL_Pin|PLL_LD_2_1G_UL_Pin;
740
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
741
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
742
+  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
743
+
744
+}
745
+
746
+/* USER CODE BEGIN 4 */
747
+
748
+/* USER CODE END 4 */
749
+
750
+/**
751
+  * @brief  This function is executed in case of error occurrence.
752
+  * @retval None
753
+  */
754
+void Error_Handler(void)
755
+{
756
+  /* USER CODE BEGIN Error_Handler_Debug */
757
+  /* User can add his own implementation to report the HAL error return state */
758
+
759
+  /* USER CODE END Error_Handler_Debug */
760
+}
761
+
762
+#ifdef  USE_FULL_ASSERT
763
+/**
764
+  * @brief  Reports the name of the source file and the source line number
765
+  *         where the assert_param error has occurred.
766
+  * @param  file: pointer to the source file name
767
+  * @param  line: assert_param error line source number
768
+  * @retval None
769
+  */
770
+void assert_failed(uint8_t *file, uint32_t line)
771
+{ 
772
+  /* USER CODE BEGIN 6 */
773
+  /* User can add his own implementation to report the file name and line number,
774
+     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
775
+  /* USER CODE END 6 */
776
+}
777
+#endif /* USE_FULL_ASSERT */
778
+
779
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

+ 752 - 0
insight/STM32F103_ATTEN_PLL_Zig.si4project/Backup/main(2638).c

@@ -0,0 +1,752 @@
1
+/* USER CODE BEGIN Header */
2
+/**
3
+  ******************************************************************************
4
+  * @file           : main.c
5
+  * @brief          : Main program body
6
+  ******************************************************************************
7
+  * @attention
8
+  *
9
+  * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
10
+  * All rights reserved.</center></h2>
11
+  *
12
+  * This software component is licensed by ST under BSD 3-Clause license,
13
+  * the "License"; You may not use this file except in compliance with the
14
+  * License. You may obtain a copy of the License at:
15
+  *                        opensource.org/licenses/BSD-3-Clause
16
+  *
17
+  ******************************************************************************
18
+  */
19
+/* USER CODE END Header */
20
+
21
+/* Includes ------------------------------------------------------------------*/
22
+#include "main.h"
23
+
24
+/* Private includes ----------------------------------------------------------*/
25
+/* USER CODE BEGIN Includes */
26
+
27
+/* USER CODE END Includes */
28
+
29
+/* Private typedef -----------------------------------------------------------*/
30
+/* USER CODE BEGIN PTD */
31
+
32
+/* USER CODE END PTD */
33
+
34
+/* Private define ------------------------------------------------------------*/
35
+/* USER CODE BEGIN PD */
36
+
37
+/* USER CODE END PD */
38
+
39
+/* Private macro -------------------------------------------------------------*/
40
+/* USER CODE BEGIN PM */
41
+
42
+/* USER CODE END PM */
43
+
44
+/* Private variables ---------------------------------------------------------*/
45
+ADC_HandleTypeDef hadc1;
46
+DMA_HandleTypeDef hdma_adc1;
47
+
48
+TIM_HandleTypeDef htim6;
49
+
50
+UART_HandleTypeDef huart1;
51
+DMA_HandleTypeDef hdma_usart1_rx;
52
+DMA_HandleTypeDef hdma_usart1_tx;
53
+
54
+/* USER CODE BEGIN PV */
55
+volatile uint32_t AdcTimerCnt = 0;
56
+volatile uint32_t LedTimerCnt = 0;
57
+volatile uint32_t UartRxTimerCnt = 0;
58
+extern PLL_Setting_st Pll_3_5_H;
59
+extern PLL_Setting_st Pll_3_5_L;
60
+
61
+//volatile uint32_t UartTxTimerCnt = 0;
62
+
63
+/* USER CODE END PV */
64
+
65
+/* Private function prototypes -----------------------------------------------*/
66
+void SystemClock_Config(void);
67
+static void MX_GPIO_Init(void);
68
+static void MX_DMA_Init(void);
69
+static void MX_ADC1_Init(void);
70
+static void MX_USART1_UART_Init(void);
71
+static void MX_TIM6_Init(void);
72
+static void MX_NVIC_Init(void);
73
+/* USER CODE BEGIN PFP */
74
+
75
+/* USER CODE END PFP */
76
+
77
+/* Private user code ---------------------------------------------------------*/
78
+/* USER CODE BEGIN 0 */
79
+
80
+uint32_t ADCvalue[ADC_EA];
81
+
82
+#if 1 // PYJ.2019.07.26_BEGIN --
83
+
84
+void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
85
+{
86
+    if(htim->Instance == TIM6){
87
+        UartRxTimerCnt++;
88
+        LedTimerCnt++;
89
+        AdcTimerCnt++;
90
+    }
91
+} 
92
+#endif // PYJ.2019.07.26_END -- 
93
+int _write (int file, uint8_t *ptr, uint16_t len)
94
+{
95
+    HAL_UART_Transmit(&huart1, ptr, len,10);
96
+//    HAL_UART_Transmit_IT(&huart1, ptr, len);
97
+    return len;
98
+}
99
+void Pol_Delay_us(volatile uint32_t microseconds)
100
+{
101
+  /* Go to number of cycles for system */
102
+  microseconds *= (SystemCoreClock / 1000000);
103
+ 
104
+  /* Delay till end */
105
+  while (microseconds--);
106
+}
107
+/* define address bits for addressing dac outputs. */
108
+#define SPI_DAC_ADDR0  (1 << 12)
109
+#define SPI_DAC_ADDR1  (1 << 13)
110
+#define SPI_DAC_ADDR2  (1 << 14)
111
+
112
+/* define addresses for each dac output. */
113
+#define SPI_DAC_OUTPUT_A   0x00
114
+#define SPI_DAC_OUTPUT_B   SPI_DAC_ADDR0
115
+#define SPI_DAC_OUTPUT_C   SPI_DAC_ADDR1
116
+#define SPI_DAC_OUTPUT_D  (SPI_DAC_ADDR1 | SPI_DAC_ADDR0)
117
+#define SPI_DAC_OUTPUT_E   SPI_DAC_ADDR2
118
+#define SPI_DAC_OUTPUT_F  (SPI_DAC_ADDR2 | SPI_DAC_ADDR0)
119
+#define SPI_DAC_OUTPUT_G  (SPI_DAC_ADDR2 | SPI_DAC_ADDR1)
120
+#define SPI_DAC_OUTPUT_H  (SPI_DAC_ADDR2 | SPI_DAC_ADDR1 | SPI_DAC_ADDR0)
121
+
122
+
123
+/* USER CODE END 0 */
124
+
125
+/**
126
+  * @brief  The application entry point.
127
+  * @retval int
128
+  */
129
+int main(void)
130
+{
131
+  /* USER CODE BEGIN 1 */
132
+
133
+  /* USER CODE END 1 */
134
+  
135
+
136
+  /* MCU Configuration--------------------------------------------------------*/
137
+
138
+  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
139
+  HAL_Init();
140
+
141
+  /* USER CODE BEGIN Init */
142
+
143
+  /* USER CODE END Init */
144
+
145
+  /* Configure the system clock */
146
+  SystemClock_Config();
147
+
148
+  /* USER CODE BEGIN SysInit */
149
+
150
+  /* USER CODE END SysInit */
151
+
152
+  /* Initialize all configured peripherals */
153
+  MX_GPIO_Init();
154
+  MX_DMA_Init();
155
+  MX_ADC1_Init();
156
+  MX_USART1_UART_Init();
157
+  MX_TIM6_Init();
158
+
159
+  /* Initialize interrupts */
160
+  MX_NVIC_Init();
161
+  /* USER CODE BEGIN 2 */
162
+  setbuf(stdout, NULL);
163
+#ifdef DEBUG_PRINT
164
+  printf("UART Start \r\n");
165
+#endif /* DEBUG_PRINT */
166
+    HAL_UART_Receive_DMA(&huart1, TerminalQueue.Buffer, 1);
167
+    PE43711_PinInit();
168
+    
169
+    HAL_GPIO_WritePin(PATH_EN_3_5G_L_GPIO_Port,PATH_EN_3_5G_L_Pin, GPIO_PIN_RESET);
170
+    HAL_GPIO_WritePin(PATH_EN_3_5G_H_GPIO_Port,PATH_EN_3_5G_H_Pin, GPIO_PIN_RESET);
171
+    HAL_GPIO_WritePin(PATH_EN_3_5G_DL_GPIO_Port,PATH_EN_3_5G_DL_Pin, GPIO_PIN_RESET);
172
+    HAL_GPIO_WritePin(PATH_EN_3_5G_UL_GPIO_Port,PATH_EN_3_5G_UL_Pin, GPIO_PIN_RESET);
173
+    HAL_GPIO_WritePin(PATH_EN_3_5G_L_GPIO_Port,PATH_EN_3_5G_L_Pin, GPIO_PIN_RESET);  
174
+    HAL_GPIO_WritePin(PLL_ON_OFF_3_5G_H_GPIO_Port,PLL_ON_OFF_3_5G_H_Pin, GPIO_PIN_RESET);
175
+    HAL_GPIO_WritePin(PLL_ON_OFF_3_5G_L_GPIO_Port,PLL_ON_OFF_3_5G_L_Pin, GPIO_PIN_RESET);  
176
+    HAL_GPIO_WritePin(PATH_EN_2_1G_DL_GPIO_Port,PATH_EN_2_1G_DL_Pin, GPIO_PIN_RESET);
177
+    HAL_GPIO_WritePin(PATH_EN_2_1G_UL_GPIO_Port,PATH_EN_2_1G_UL_Pin, GPIO_PIN_RESET);
178
+    HAL_GPIO_WritePin(PATH_EN_1_8G_DL_GPIO_Port,PATH_EN_1_8G_DL_Pin, GPIO_PIN_RESET);
179
+    HAL_GPIO_WritePin(PATH_EN_1_8G_UL_GPIO_Port,PATH_EN_1_8G_UL_Pin, GPIO_PIN_RESET);
180
+
181
+    
182
+    HAL_GPIO_WritePin(_T_SYNC_UL_GPIO_Port,_T_SYNC_UL_Pin, GPIO_PIN_RESET);
183
+    HAL_GPIO_WritePin(T_SYNC_UL_GPIO_Port,T_SYNC_UL_Pin, GPIO_PIN_RESET);
184
+    HAL_GPIO_WritePin(_T_SYNC_DL_GPIO_Port,_T_SYNC_DL_Pin, GPIO_PIN_SET);
185
+    HAL_GPIO_WritePin(T_SYNC_DL_GPIO_Port,T_SYNC_DL_Pin, GPIO_PIN_SET);     
186
+    
187
+    HAL_Delay(1);
188
+    Path_Init();
189
+    ADF4153_Init();
190
+    SubmitDAC(0x800C);
191
+    SubmitDAC(0xA000);
192
+    HAL_Delay(1);
193
+#if 1
194
+// PYJ.2019.07.30_BEGIN -- 
195
+    SubmitDAC(0x0FFF);
196
+    SubmitDAC(0x13FF);
197
+    SubmitDAC(0x2FFF);
198
+    SubmitDAC(0x35FF);
199
+    SubmitDAC(0x46FF);
200
+    SubmitDAC(0x57FF);
201
+    SubmitDAC(0x68FF);
202
+    SubmitDAC(0x79FF);
203
+#endif // PYJ.2019.07.30_END -- 
204
+        
205
+//    ad53_write(0x2BFF);
206
+
207
+#ifdef DEBUG_PRINT
208
+  printf("\r\nPLL_EN_3_5G_L_GPIO_Port\r\n");
209
+#endif /* DEBUG_PRINT */
210
+  
211
+#ifdef DEBUG_PRINT
212
+  printf("\r\nPLL_EN_2_1G_UL_GPIO_Port\r\n");
213
+#endif /* DEBUG_PRINT */
214
+  HAL_Delay(1);
215
+  ADF4113_Initialize();
216
+//  BDA4601_Test();
217
+    HAL_ADCEx_Calibration_Start(&hadc1);
218
+    ADF4153_R_N_Reg_st temp_reg;
219
+#if 0 // PYJ.2019.08.01_BEGIN -- 
220
+    Bluecell_Flash_Read(&Flash_Save_data[INDEX_BLUE_HEADER]);
221
+    ATTEN_PLL_PATH_Initialize();
222
+#endif // PYJ.2019.08.01_END -- 
223
+
224
+//  ADF_Module_Ctrl(Pll_test,0x324000,0x144051,0x0017c2,0x0003c7);
225
+
226
+  /* USER CODE END 2 */
227
+
228
+  /* Infinite loop */
229
+  /* USER CODE BEGIN WHILE */
230
+//  while(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK); //ADC Calibration 
231
+//   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCvalue, ADC_EA);
232
+  while (1)
233
+  {
234
+    if(HAL_GPIO_ReadPin(PLL_LD_3_5G_H_GPIO_Port, PLL_LD_3_5G_H_Pin) == GPIO_PIN_RESET 
235
+        && HAL_GPIO_ReadPin(PLL_ON_OFF_3_5G_H_GPIO_Port, PLL_ON_OFF_3_5G_H_Pin) == GPIO_PIN_SET){
236
+        temp_reg = ADF4153_Freq_Calc(3934500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);
237
+        ADF4153_Module_Ctrl(Pll_3_5_H,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
238
+        HAL_Delay(1);
239
+    }
240
+    if(HAL_GPIO_ReadPin(PLL_LD_3_5G_L_GPIO_Port, PLL_LD_3_5G_L_Pin) == GPIO_PIN_RESET
241
+        || HAL_GPIO_ReadPin(PLL_ON_OFF_3_5G_L_GPIO_Port, PLL_ON_OFF_3_5G_L_Pin) == GPIO_PIN_SET){
242
+        temp_reg = ADF4153_Freq_Calc(3465500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);
243
+        ADF4153_Module_Ctrl(Pll_3_5_L,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
244
+        HAL_Delay(1);
245
+    }
246
+    if(LedTimerCnt > 500){HAL_GPIO_TogglePin(BOOT_LED_GPIO_Port,GPIO_PIN_14);LedTimerCnt = 0;}
247
+    while (TerminalQueue.data > 0 && UartRxTimerCnt > 100) GetDataFromUartQueue(&hTerminal);
248
+    if(AdcTimerCnt > 5000){
249
+        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCvalue, 14);  
250
+        for(uint8_t i = 0; i< ADC_EA; i += 2 ){
251
+            Prev_data[INDEX_DET_1_8G_DL_IN_H + i]     = (uint16_t)((ADCvalue[i] & 0xFF00) >> 8);
252
+            Prev_data[INDEX_DET_1_8G_DL_IN_L + i]     = (uint16_t)(ADCvalue[i] & 0x00FF);
253
+//            printf("Prev_data[INDEX_DET_1_8G_DL_IN_H + i] : %x\r\n",Prev_data[INDEX_DET_1_8G_DL_IN_H + i]);
254
+//            printf("Prev_data[INDEX_DET_1_8G_DL_IN_L + i] : %x\r\n",Prev_data[INDEX_DET_1_8G_DL_IN_L]);            
255
+        }
256
+//        for(int i = 0; i < 14; i++)
257
+//            printf("\r\nYJ[%d] : %x \r\n",i,ADCvalue[i]);
258
+//        HAL_Delay(3000);
259
+        RF_Status_Get();
260
+#if 1 // PYJ.2019.07.29_BEGIN -- 
261
+//        printf("====================================\r\n");
262
+//            for(uint8_t i = 0; i< ADC_EA; i++){
263
+//                printf("%x",ADCvalue[0]);
264
+//                printf("\r\n");
265
+//                printf("%d",ADCvalue[i]);
266
+//                printf("\r\n");
267
+//            }
268
+//                printf("\r\nADC[%d] : %d\r\n ",i,ADCvalue[i]);
269
+//        printf("====================================\r\n");
270
+#endif // PYJ.2019.07.29_END -- 
271
+        AdcTimerCnt = 0;
272
+
273
+    }
274
+
275
+    /* USER CODE END WHILE */
276
+
277
+    /* USER CODE BEGIN 3 */
278
+  }
279
+  /* USER CODE END 3 */
280
+}
281
+
282
+/**
283
+  * @brief System Clock Configuration
284
+  * @retval None
285
+  */
286
+void SystemClock_Config(void)
287
+{
288
+  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
289
+  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
290
+  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
291
+
292
+  /** Initializes the CPU, AHB and APB busses clocks 
293
+  */
294
+  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
295
+  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
296
+  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
297
+  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
298
+  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
299
+  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL15;
300
+  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
301
+  {
302
+    Error_Handler();
303
+  }
304
+  /** Initializes the CPU, AHB and APB busses clocks 
305
+  */
306
+  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
307
+                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
308
+  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
309
+  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
310
+  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
311
+  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
312
+
313
+  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
314
+  {
315
+    Error_Handler();
316
+  }
317
+  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
318
+  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
319
+  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
320
+  {
321
+    Error_Handler();
322
+  }
323
+}
324
+
325
+/**
326
+  * @brief NVIC Configuration.
327
+  * @retval None
328
+  */
329
+static void MX_NVIC_Init(void)
330
+{
331
+  /* USART1_IRQn interrupt configuration */
332
+  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
333
+  HAL_NVIC_EnableIRQ(USART1_IRQn);
334
+  /* TIM6_IRQn interrupt configuration */
335
+  HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
336
+  HAL_NVIC_EnableIRQ(TIM6_IRQn);
337
+  /* DMA1_Channel1_IRQn interrupt configuration */
338
+  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
339
+  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
340
+  /* DMA1_Channel4_IRQn interrupt configuration */
341
+  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
342
+  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
343
+  /* DMA1_Channel5_IRQn interrupt configuration */
344
+  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
345
+  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
346
+}
347
+
348
+/**
349
+  * @brief ADC1 Initialization Function
350
+  * @param None
351
+  * @retval None
352
+  */
353
+static void MX_ADC1_Init(void)
354
+{
355
+
356
+  /* USER CODE BEGIN ADC1_Init 0 */
357
+
358
+  /* USER CODE END ADC1_Init 0 */
359
+
360
+  ADC_ChannelConfTypeDef sConfig = {0};
361
+
362
+  /* USER CODE BEGIN ADC1_Init 1 */
363
+
364
+  /* USER CODE END ADC1_Init 1 */
365
+  /** Common config 
366
+  */
367
+  hadc1.Instance = ADC1;
368
+  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
369
+  hadc1.Init.ContinuousConvMode = ENABLE;
370
+  hadc1.Init.DiscontinuousConvMode = DISABLE;
371
+  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
372
+  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
373
+  hadc1.Init.NbrOfConversion = 14;
374
+  if (HAL_ADC_Init(&hadc1) != HAL_OK)
375
+  {
376
+    Error_Handler();
377
+  }
378
+  /** Configure Regular Channel 
379
+  */
380
+  sConfig.Channel = ADC_CHANNEL_0;
381
+  sConfig.Rank = ADC_REGULAR_RANK_1;
382
+  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
383
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
384
+  {
385
+    Error_Handler();
386
+  }
387
+  /** Configure Regular Channel 
388
+  */
389
+  sConfig.Channel = ADC_CHANNEL_1;
390
+  sConfig.Rank = ADC_REGULAR_RANK_2;
391
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
392
+  {
393
+    Error_Handler();
394
+  }
395
+  /** Configure Regular Channel 
396
+  */
397
+  sConfig.Channel = ADC_CHANNEL_2;
398
+  sConfig.Rank = ADC_REGULAR_RANK_3;
399
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
400
+  {
401
+    Error_Handler();
402
+  }
403
+  /** Configure Regular Channel 
404
+  */
405
+  sConfig.Channel = ADC_CHANNEL_3;
406
+  sConfig.Rank = ADC_REGULAR_RANK_4;
407
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
408
+  {
409
+    Error_Handler();
410
+  }
411
+  /** Configure Regular Channel 
412
+  */
413
+  sConfig.Channel = ADC_CHANNEL_4;
414
+  sConfig.Rank = ADC_REGULAR_RANK_5;
415
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
416
+  {
417
+    Error_Handler();
418
+  }
419
+  /** Configure Regular Channel 
420
+  */
421
+  sConfig.Channel = ADC_CHANNEL_5;
422
+  sConfig.Rank = ADC_REGULAR_RANK_6;
423
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
424
+  {
425
+    Error_Handler();
426
+  }
427
+  /** Configure Regular Channel 
428
+  */
429
+  sConfig.Channel = ADC_CHANNEL_6;
430
+  sConfig.Rank = ADC_REGULAR_RANK_7;
431
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
432
+  {
433
+    Error_Handler();
434
+  }
435
+  /** Configure Regular Channel 
436
+  */
437
+  sConfig.Channel = ADC_CHANNEL_7;
438
+  sConfig.Rank = ADC_REGULAR_RANK_8;
439
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
440
+  {
441
+    Error_Handler();
442
+  }
443
+  /** Configure Regular Channel 
444
+  */
445
+  sConfig.Channel = ADC_CHANNEL_8;
446
+  sConfig.Rank = ADC_REGULAR_RANK_9;
447
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
448
+  {
449
+    Error_Handler();
450
+  }
451
+  /** Configure Regular Channel 
452
+  */
453
+  sConfig.Channel = ADC_CHANNEL_9;
454
+  sConfig.Rank = ADC_REGULAR_RANK_10;
455
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
456
+  {
457
+    Error_Handler();
458
+  }
459
+  /** Configure Regular Channel 
460
+  */
461
+  sConfig.Channel = ADC_CHANNEL_10;
462
+  sConfig.Rank = ADC_REGULAR_RANK_11;
463
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
464
+  {
465
+    Error_Handler();
466
+  }
467
+  /** Configure Regular Channel 
468
+  */
469
+  sConfig.Channel = ADC_CHANNEL_11;
470
+  sConfig.Rank = ADC_REGULAR_RANK_12;
471
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
472
+  {
473
+    Error_Handler();
474
+  }
475
+  /** Configure Regular Channel 
476
+  */
477
+  sConfig.Channel = ADC_CHANNEL_12;
478
+  sConfig.Rank = ADC_REGULAR_RANK_13;
479
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
480
+  {
481
+    Error_Handler();
482
+  }
483
+  /** Configure Regular Channel 
484
+  */
485
+  sConfig.Channel = ADC_CHANNEL_13;
486
+  sConfig.Rank = ADC_REGULAR_RANK_14;
487
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
488
+  {
489
+    Error_Handler();
490
+  }
491
+  /* USER CODE BEGIN ADC1_Init 2 */
492
+
493
+  /* USER CODE END ADC1_Init 2 */
494
+
495
+}
496
+
497
+/**
498
+  * @brief TIM6 Initialization Function
499
+  * @param None
500
+  * @retval None
501
+  */
502
+static void MX_TIM6_Init(void)
503
+{
504
+
505
+  /* USER CODE BEGIN TIM6_Init 0 */
506
+
507
+  /* USER CODE END TIM6_Init 0 */
508
+
509
+  TIM_MasterConfigTypeDef sMasterConfig = {0};
510
+
511
+  /* USER CODE BEGIN TIM6_Init 1 */
512
+
513
+  /* USER CODE END TIM6_Init 1 */
514
+  htim6.Instance = TIM6;
515
+  htim6.Init.Prescaler = 6000-1;
516
+  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
517
+  htim6.Init.Period = 10;
518
+  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
519
+  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
520
+  {
521
+    Error_Handler();
522
+  }
523
+  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
524
+  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
525
+  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
526
+  {
527
+    Error_Handler();
528
+  }
529
+  /* USER CODE BEGIN TIM6_Init 2 */
530
+
531
+  /* USER CODE END TIM6_Init 2 */
532
+
533
+}
534
+
535
+/**
536
+  * @brief USART1 Initialization Function
537
+  * @param None
538
+  * @retval None
539
+  */
540
+static void MX_USART1_UART_Init(void)
541
+{
542
+
543
+  /* USER CODE BEGIN USART1_Init 0 */
544
+
545
+  /* USER CODE END USART1_Init 0 */
546
+
547
+  /* USER CODE BEGIN USART1_Init 1 */
548
+
549
+  /* USER CODE END USART1_Init 1 */
550
+  huart1.Instance = USART1;
551
+  huart1.Init.BaudRate = 115200;
552
+  huart1.Init.WordLength = UART_WORDLENGTH_8B;
553
+  huart1.Init.StopBits = UART_STOPBITS_1;
554
+  huart1.Init.Parity = UART_PARITY_NONE;
555
+  huart1.Init.Mode = UART_MODE_TX_RX;
556
+  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
557
+  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
558
+  if (HAL_UART_Init(&huart1) != HAL_OK)
559
+  {
560
+    Error_Handler();
561
+  }
562
+  /* USER CODE BEGIN USART1_Init 2 */
563
+
564
+  /* USER CODE END USART1_Init 2 */
565
+
566
+}
567
+
568
+/** 
569
+  * Enable DMA controller clock
570
+  */
571
+static void MX_DMA_Init(void) 
572
+{
573
+  /* DMA controller clock enable */
574
+  __HAL_RCC_DMA1_CLK_ENABLE();
575
+
576
+}
577
+
578
+/**
579
+  * @brief GPIO Initialization Function
580
+  * @param None
581
+  * @retval None
582
+  */
583
+static void MX_GPIO_Init(void)
584
+{
585
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
586
+
587
+  /* GPIO Ports Clock Enable */
588
+  __HAL_RCC_GPIOE_CLK_ENABLE();
589
+  __HAL_RCC_GPIOC_CLK_ENABLE();
590
+  __HAL_RCC_GPIOF_CLK_ENABLE();
591
+  __HAL_RCC_GPIOA_CLK_ENABLE();
592
+  __HAL_RCC_GPIOB_CLK_ENABLE();
593
+  __HAL_RCC_GPIOD_CLK_ENABLE();
594
+  __HAL_RCC_GPIOG_CLK_ENABLE();
595
+
596
+  /*Configure GPIO pin Output Level */
597
+  HAL_GPIO_WritePin(GPIOE, ATT_EN_1_8G_DL1_Pin|ATT_EN_1_8G_DL2_Pin|ATT_EN_1_8G_UL1_Pin|ATT_EN_1_8G_UL2_Pin 
598
+                          |ATT_EN_1_8G_UL3_Pin|PATH_EN_2_1G_DL_Pin|PATH_EN_2_1G_UL_Pin, GPIO_PIN_RESET);
599
+
600
+  /*Configure GPIO pin Output Level */
601
+  HAL_GPIO_WritePin(GPIOC, ATT_EN_1_8G_UL4_Pin|PATH_EN_1_8G_DL_Pin|PATH_EN_1_8G_UL_Pin|PLL_EN_3_5G_L_Pin 
602
+                          |PLL_EN_3_5G_H_Pin|PLL_ON_OFF_3_5G_L_Pin|PLL_DATA_3_5G_Pin|PLL_ON_OFF_3_5G_H_Pin, GPIO_PIN_RESET);
603
+
604
+  /*Configure GPIO pin Output Level */
605
+  HAL_GPIO_WritePin(GPIOF, PLL_EN_1_8G_DL_Pin|PLL_EN_1_8G_UL_Pin|ATT_EN_2_1G_DL1_Pin|ATT_EN_2_1G_DL2_Pin 
606
+                          |ATT_EN_2_1G_UL1_Pin|ATT_EN_2_1G_UL2_Pin|ATT_EN_2_1G_UL3_Pin|ATT_EN_2_1G_UL4_Pin, GPIO_PIN_RESET);
607
+
608
+  /*Configure GPIO pin Output Level */
609
+  HAL_GPIO_WritePin(GPIOD, PLL_DATA_Pin|PLL_CLK_Pin|ATT_DATA_Pin|ATT_CLK_Pin 
610
+                          |DA_LDAC_Pin|ATT_CLK_3_5G_Pin|ATT_EN_3_5G_Pin|ATT_DATA_3_5G_DL_Pin 
611
+                          |ATT_DATA_3_5G_UL_Pin|ATT_DATA_3_5G_COM1_Pin|ATT_DATA_3_5G_COM2_Pin|ATT_DATA_3_5G_COM3_Pin 
612
+                          |PATH_EN_3_5G_L_Pin, GPIO_PIN_RESET);
613
+
614
+  /*Configure GPIO pin Output Level */
615
+  HAL_GPIO_WritePin(GPIOG, DA_SYNC_Pin|DA_SCLK_Pin|DA_DIN_Pin|_T_SYNC_UL_Pin 
616
+                          |T_SYNC_UL_Pin|_T_SYNC_DL_Pin|T_SYNC_DL_Pin|PATH_EN_3_5G_H_Pin 
617
+                          |PATH_EN_3_5G_DL_Pin|PATH_EN_3_5G_UL_Pin|PLL_ON_OFF_3_5G_LG12_Pin|PLL_ON_OFF_3_5G_HG13_Pin 
618
+                          |BOOT_LED_Pin, GPIO_PIN_RESET);
619
+
620
+  /*Configure GPIO pin Output Level */
621
+  HAL_GPIO_WritePin(PLL_CLK_3_5G_GPIO_Port, PLL_CLK_3_5G_Pin, GPIO_PIN_RESET);
622
+
623
+  /*Configure GPIO pin Output Level */
624
+  HAL_GPIO_WritePin(GPIOB, PLL_EN_2_1G_DL_Pin|PLL_EN_2_1G_UL_Pin, GPIO_PIN_RESET);
625
+
626
+  /*Configure GPIO pins : ATT_EN_1_8G_DL1_Pin ATT_EN_1_8G_DL2_Pin ATT_EN_1_8G_UL1_Pin ATT_EN_1_8G_UL2_Pin 
627
+                           ATT_EN_1_8G_UL3_Pin PATH_EN_2_1G_DL_Pin PATH_EN_2_1G_UL_Pin */
628
+  GPIO_InitStruct.Pin = ATT_EN_1_8G_DL1_Pin|ATT_EN_1_8G_DL2_Pin|ATT_EN_1_8G_UL1_Pin|ATT_EN_1_8G_UL2_Pin 
629
+                          |ATT_EN_1_8G_UL3_Pin|PATH_EN_2_1G_DL_Pin|PATH_EN_2_1G_UL_Pin;
630
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
631
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
632
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
633
+  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
634
+
635
+  /*Configure GPIO pins : ATT_EN_1_8G_UL4_Pin PATH_EN_1_8G_DL_Pin PATH_EN_1_8G_UL_Pin PLL_EN_3_5G_L_Pin 
636
+                           PLL_EN_3_5G_H_Pin PLL_ON_OFF_3_5G_L_Pin PLL_DATA_3_5G_Pin PLL_ON_OFF_3_5G_H_Pin */
637
+  GPIO_InitStruct.Pin = ATT_EN_1_8G_UL4_Pin|PATH_EN_1_8G_DL_Pin|PATH_EN_1_8G_UL_Pin|PLL_EN_3_5G_L_Pin 
638
+                          |PLL_EN_3_5G_H_Pin|PLL_ON_OFF_3_5G_L_Pin|PLL_DATA_3_5G_Pin|PLL_ON_OFF_3_5G_H_Pin;
639
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
640
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
641
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
642
+  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
643
+
644
+  /*Configure GPIO pins : PLL_EN_1_8G_DL_Pin PLL_EN_1_8G_UL_Pin ATT_EN_2_1G_DL1_Pin ATT_EN_2_1G_DL2_Pin 
645
+                           ATT_EN_2_1G_UL1_Pin ATT_EN_2_1G_UL2_Pin ATT_EN_2_1G_UL3_Pin ATT_EN_2_1G_UL4_Pin */
646
+  GPIO_InitStruct.Pin = PLL_EN_1_8G_DL_Pin|PLL_EN_1_8G_UL_Pin|ATT_EN_2_1G_DL1_Pin|ATT_EN_2_1G_DL2_Pin 
647
+                          |ATT_EN_2_1G_UL1_Pin|ATT_EN_2_1G_UL2_Pin|ATT_EN_2_1G_UL3_Pin|ATT_EN_2_1G_UL4_Pin;
648
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
649
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
650
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
651
+  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
652
+
653
+  /*Configure GPIO pins : PLL_LD_1_8G_DL_Pin PLL_LD_1_8G_UL_Pin */
654
+  GPIO_InitStruct.Pin = PLL_LD_1_8G_DL_Pin|PLL_LD_1_8G_UL_Pin;
655
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
656
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
657
+  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
658
+
659
+  /*Configure GPIO pins : PLL_DATA_Pin PLL_CLK_Pin ATT_DATA_Pin ATT_CLK_Pin 
660
+                           DA_LDAC_Pin ATT_CLK_3_5G_Pin ATT_EN_3_5G_Pin ATT_DATA_3_5G_DL_Pin 
661
+                           ATT_DATA_3_5G_UL_Pin ATT_DATA_3_5G_COM1_Pin ATT_DATA_3_5G_COM2_Pin ATT_DATA_3_5G_COM3_Pin 
662
+                           PATH_EN_3_5G_L_Pin */
663
+  GPIO_InitStruct.Pin = PLL_DATA_Pin|PLL_CLK_Pin|ATT_DATA_Pin|ATT_CLK_Pin 
664
+                          |DA_LDAC_Pin|ATT_CLK_3_5G_Pin|ATT_EN_3_5G_Pin|ATT_DATA_3_5G_DL_Pin 
665
+                          |ATT_DATA_3_5G_UL_Pin|ATT_DATA_3_5G_COM1_Pin|ATT_DATA_3_5G_COM2_Pin|ATT_DATA_3_5G_COM3_Pin 
666
+                          |PATH_EN_3_5G_L_Pin;
667
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
668
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
669
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
670
+  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
671
+
672
+  /*Configure GPIO pins : ALARM_DC_Pin ALARM_AC_Pin */
673
+  GPIO_InitStruct.Pin = ALARM_DC_Pin|ALARM_AC_Pin;
674
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
675
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
676
+  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
677
+
678
+  /*Configure GPIO pins : DA_SYNC_Pin DA_SCLK_Pin DA_DIN_Pin _T_SYNC_UL_Pin 
679
+                           T_SYNC_UL_Pin _T_SYNC_DL_Pin T_SYNC_DL_Pin PATH_EN_3_5G_H_Pin 
680
+                           PATH_EN_3_5G_DL_Pin PATH_EN_3_5G_UL_Pin PLL_ON_OFF_3_5G_LG12_Pin PLL_ON_OFF_3_5G_HG13_Pin 
681
+                           BOOT_LED_Pin */
682
+  GPIO_InitStruct.Pin = DA_SYNC_Pin|DA_SCLK_Pin|DA_DIN_Pin|_T_SYNC_UL_Pin 
683
+                          |T_SYNC_UL_Pin|_T_SYNC_DL_Pin|T_SYNC_DL_Pin|PATH_EN_3_5G_H_Pin 
684
+                          |PATH_EN_3_5G_DL_Pin|PATH_EN_3_5G_UL_Pin|PLL_ON_OFF_3_5G_LG12_Pin|PLL_ON_OFF_3_5G_HG13_Pin 
685
+                          |BOOT_LED_Pin;
686
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
687
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
688
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
689
+  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
690
+
691
+  /*Configure GPIO pins : PLL_LD_3_5G_L_Pin PLL_LD_3_5G_H_Pin */
692
+  GPIO_InitStruct.Pin = PLL_LD_3_5G_L_Pin|PLL_LD_3_5G_H_Pin;
693
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
694
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
695
+  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
696
+
697
+  /*Configure GPIO pin : PLL_CLK_3_5G_Pin */
698
+  GPIO_InitStruct.Pin = PLL_CLK_3_5G_Pin;
699
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
700
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
701
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
702
+  HAL_GPIO_Init(PLL_CLK_3_5G_GPIO_Port, &GPIO_InitStruct);
703
+
704
+  /*Configure GPIO pins : PLL_EN_2_1G_DL_Pin PLL_EN_2_1G_UL_Pin */
705
+  GPIO_InitStruct.Pin = PLL_EN_2_1G_DL_Pin|PLL_EN_2_1G_UL_Pin;
706
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
707
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
708
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
709
+  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
710
+
711
+  /*Configure GPIO pins : PLL_LD_2_1G_DL_Pin PLL_LD_2_1G_UL_Pin */
712
+  GPIO_InitStruct.Pin = PLL_LD_2_1G_DL_Pin|PLL_LD_2_1G_UL_Pin;
713
+  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
714
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
715
+  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
716
+
717
+}
718
+
719
+/* USER CODE BEGIN 4 */
720
+
721
+/* USER CODE END 4 */
722
+
723
+/**
724
+  * @brief  This function is executed in case of error occurrence.
725
+  * @retval None
726
+  */
727
+void Error_Handler(void)
728
+{
729
+  /* USER CODE BEGIN Error_Handler_Debug */
730
+  /* User can add his own implementation to report the HAL error return state */
731
+
732
+  /* USER CODE END Error_Handler_Debug */
733
+}
734
+
735
+#ifdef  USE_FULL_ASSERT
736
+/**
737
+  * @brief  Reports the name of the source file and the source line number
738
+  *         where the assert_param error has occurred.
739
+  * @param  file: pointer to the source file name
740
+  * @param  line: assert_param error line source number
741
+  * @retval None
742
+  */
743
+void assert_failed(uint8_t *file, uint32_t line)
744
+{ 
745
+  /* USER CODE BEGIN 6 */
746
+  /* User can add his own implementation to report the file name and line number,
747
+     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
748
+  /* USER CODE END 6 */
749
+}
750
+#endif /* USE_FULL_ASSERT */
751
+
752
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

+ 685 - 0
insight/STM32F103_ATTEN_PLL_Zig.si4project/Backup/zig_operate(7558).c

@@ -0,0 +1,685 @@
1
+/*
2
+ * zig_operate.c
3
+ *
4
+ *  Created on: 2019. 7. 26.
5
+ *      Author: parkyj
6
+ */
7
+#include "zig_operate.h"
8
+uint8_t Prev_data[INDEX_BLUE_EOF + 1];
9
+uint8_t Flash_Save_data[INDEX_BLUE_EOF + 1];
10
+
11
+
12
+/* * * * * * * #define Struct* * * * * * * */
13
+PLL_Setting_st Pll_1_8GHz_DL = {
14
+	PLL_CLK_GPIO_Port,
15
+	PLL_CLK_Pin,
16
+	PLL_DATA_GPIO_Port,
17
+	PLL_DATA_Pin,
18
+    PLL_EN_1_8G_DL_GPIO_Port,    
19
+    PLL_EN_1_8G_DL_Pin,
20
+};
21
+PLL_Setting_st Pll_1_8GHz_UL = {
22
+    PLL_CLK_GPIO_Port,
23
+    PLL_CLK_Pin,
24
+    PLL_DATA_GPIO_Port,
25
+    PLL_DATA_Pin,
26
+    PLL_EN_1_8G_UL_GPIO_Port,    
27
+    PLL_EN_1_8G_UL_Pin,
28
+};
29
+PLL_Setting_st Pll_2_1GHz_DL = {
30
+    PLL_CLK_GPIO_Port,
31
+    PLL_CLK_Pin,
32
+    PLL_DATA_GPIO_Port,
33
+    PLL_DATA_Pin,
34
+    PLL_EN_2_1G_DL_GPIO_Port,    
35
+    PLL_EN_2_1G_DL_Pin,
36
+};
37
+PLL_Setting_st Pll_2_1GHz_UL = {
38
+    PLL_CLK_GPIO_Port,
39
+    PLL_CLK_Pin,
40
+    PLL_DATA_GPIO_Port,
41
+    PLL_DATA_Pin,
42
+    PLL_EN_2_1G_UL_GPIO_Port,    
43
+    PLL_EN_2_1G_UL_Pin,
44
+};
45
+/* * * * * * * * NOT YET * * * * * * * */
46
+PLL_Setting_st Pll_3_5GHz_DL = {
47
+    ATT_CLK_3_5G_GPIO_Port,
48
+    ATT_EN_3_5G_Pin,
49
+    PLL_DATA_GPIO_Port,
50
+    PLL_DATA_Pin,
51
+    PLL_EN_2_1G_DL_GPIO_Port,    
52
+    PLL_EN_2_1G_DL_Pin,
53
+};
54
+PLL_Setting_st Pll_3_5GHz_UL = {
55
+    PLL_CLK_GPIO_Port,
56
+    PLL_CLK_Pin,
57
+    PLL_DATA_GPIO_Port,
58
+    PLL_DATA_Pin,
59
+    PLL_EN_2_1G_UL_GPIO_Port,    
60
+    PLL_EN_2_1G_UL_Pin,
61
+};
62
+/* * * * * * * * ATTEN * * * * * * * */    
63
+ATTEN_Setting_st Atten_1_8Ghz_DL1 ={
64
+    ATT_CLK_GPIO_Port,
65
+    ATT_CLK_Pin,
66
+    ATT_DATA_GPIO_Port,
67
+    ATT_DATA_Pin,
68
+    ATT_EN_1_8G_DL1_GPIO_Port,    
69
+    ATT_EN_1_8G_DL1_Pin,
70
+    PATH_EN_1_8G_DL_GPIO_Port,
71
+    PATH_EN_1_8G_DL_Pin,
72
+};
73
+
74
+ATTEN_Setting_st Atten_1_8Ghz_DL2 ={
75
+    ATT_CLK_GPIO_Port,
76
+    ATT_CLK_Pin,
77
+    ATT_DATA_GPIO_Port,
78
+    ATT_DATA_Pin,
79
+    ATT_EN_1_8G_DL2_GPIO_Port,    
80
+    ATT_EN_1_8G_DL2_Pin,
81
+    PATH_EN_1_8G_DL_GPIO_Port,
82
+    PATH_EN_1_8G_DL_Pin,    
83
+};
84
+ATTEN_Setting_st Atten_1_8Ghz_UL1 ={
85
+    ATT_CLK_GPIO_Port,
86
+    ATT_CLK_Pin,
87
+    ATT_DATA_GPIO_Port,
88
+    ATT_DATA_Pin,
89
+    ATT_EN_1_8G_UL1_GPIO_Port,    
90
+    ATT_EN_1_8G_UL1_Pin,
91
+    PATH_EN_1_8G_UL_GPIO_Port,
92
+    PATH_EN_1_8G_UL_Pin,      
93
+};
94
+ATTEN_Setting_st Atten_1_8Ghz_UL2 ={
95
+    ATT_CLK_GPIO_Port,
96
+    ATT_CLK_Pin,
97
+    ATT_DATA_GPIO_Port,
98
+    ATT_DATA_Pin,
99
+    ATT_EN_1_8G_UL2_GPIO_Port,    
100
+    ATT_EN_1_8G_UL2_Pin,
101
+    PATH_EN_1_8G_UL_GPIO_Port,
102
+    PATH_EN_1_8G_UL_Pin,    
103
+};
104
+ATTEN_Setting_st Atten_1_8Ghz_UL3 ={
105
+    ATT_CLK_GPIO_Port,
106
+    ATT_CLK_Pin,
107
+    ATT_DATA_GPIO_Port,
108
+    ATT_DATA_Pin,
109
+    ATT_EN_1_8G_UL3_GPIO_Port,    
110
+    ATT_EN_1_8G_UL3_Pin,
111
+    PATH_EN_1_8G_UL_GPIO_Port,
112
+    PATH_EN_1_8G_UL_Pin,    
113
+};
114
+ATTEN_Setting_st Atten_1_8Ghz_UL4 ={
115
+    ATT_CLK_GPIO_Port,
116
+    ATT_CLK_Pin,
117
+    ATT_DATA_GPIO_Port,
118
+    ATT_DATA_Pin,
119
+    ATT_EN_1_8G_UL4_GPIO_Port,    
120
+    ATT_EN_1_8G_UL4_Pin,
121
+    PATH_EN_1_8G_UL_GPIO_Port,
122
+    PATH_EN_1_8G_UL_Pin,    
123
+};
124
+ATTEN_Setting_st Atten_2_1Ghz_DL1 ={
125
+    ATT_CLK_GPIO_Port,
126
+    ATT_CLK_Pin,
127
+    ATT_DATA_GPIO_Port,
128
+    ATT_DATA_Pin,
129
+    ATT_EN_2_1G_DL1_GPIO_Port,    
130
+    ATT_EN_2_1G_DL1_Pin,
131
+    PATH_EN_2_1G_DL_GPIO_Port,
132
+    PATH_EN_2_1G_DL_Pin,    
133
+};
134
+ATTEN_Setting_st Atten_2_1Ghz_DL2 ={
135
+    ATT_CLK_GPIO_Port,
136
+    ATT_CLK_Pin,
137
+    ATT_DATA_GPIO_Port,
138
+    ATT_DATA_Pin,
139
+    ATT_EN_2_1G_DL2_GPIO_Port,    
140
+    ATT_EN_2_1G_DL2_Pin,
141
+    PATH_EN_2_1G_DL_GPIO_Port,
142
+    PATH_EN_2_1G_DL_Pin,    
143
+};
144
+
145
+ATTEN_Setting_st Atten_2_1Ghz_UL1 ={
146
+    ATT_CLK_GPIO_Port,
147
+    ATT_CLK_Pin,
148
+    ATT_DATA_GPIO_Port,
149
+    ATT_DATA_Pin,
150
+    ATT_EN_2_1G_UL1_GPIO_Port,    
151
+    ATT_EN_2_1G_UL1_Pin,
152
+    PATH_EN_2_1G_UL_GPIO_Port,
153
+    PATH_EN_2_1G_UL_Pin,    
154
+};
155
+ATTEN_Setting_st Atten_2_1Ghz_UL2 ={
156
+    ATT_CLK_GPIO_Port,
157
+    ATT_CLK_Pin,
158
+    ATT_DATA_GPIO_Port,
159
+    ATT_DATA_Pin,
160
+    ATT_EN_2_1G_UL2_GPIO_Port,    
161
+    ATT_EN_2_1G_UL2_Pin,
162
+    PATH_EN_2_1G_UL_GPIO_Port,
163
+    PATH_EN_2_1G_UL_Pin,    
164
+};
165
+ATTEN_Setting_st Atten_2_1Ghz_UL3 ={
166
+    ATT_CLK_GPIO_Port,
167
+    ATT_CLK_Pin,
168
+    ATT_DATA_GPIO_Port,
169
+    ATT_DATA_Pin,
170
+    ATT_EN_2_1G_UL3_GPIO_Port,    
171
+    ATT_EN_2_1G_UL3_Pin,
172
+    PATH_EN_2_1G_UL_GPIO_Port,
173
+    PATH_EN_2_1G_UL_Pin,    
174
+};
175
+ATTEN_Setting_st Atten_2_1Ghz_UL4 ={
176
+    ATT_CLK_GPIO_Port,
177
+    ATT_CLK_Pin,
178
+    ATT_DATA_GPIO_Port,
179
+    ATT_DATA_Pin,
180
+    ATT_EN_2_1G_UL4_GPIO_Port,    
181
+    ATT_EN_2_1G_UL4_Pin,
182
+    PATH_EN_2_1G_UL_GPIO_Port,
183
+    PATH_EN_2_1G_UL_Pin,    
184
+};
185
+
186
+
187
+bool RF_Data_Check(uint8_t* data_buf){
188
+    bool ret = false;
189
+    bool crcret = STH30_CheckCrc(&data_buf[Type], data_buf[Length], data_buf[data_buf[Crcindex]]);
190
+    if(data_buf[Header] == BLUECELL_HEADER){ /*HEADER CHECK*/
191
+        ret= true;
192
+    }
193
+    if(crcret == true){/*CRC CHECK*/
194
+        ret = true;
195
+    }else{
196
+        ret = false;
197
+#ifdef DEBUG_PRINT
198
+        printf("Recv CRC Value : \"%d\"\r\n Create CRC Value : \"%d\"   \r\n",data_buf[data_buf[Crcindex]],STH30_CreateCrc(&data_buf[Type], data_buf[Length]));
199
+#endif /* DEBUG_PRINT */
200
+    }
201
+#ifdef DEBUG_PRINT
202
+    printf("CRC Result : \"%d\"   \r\n",ret);
203
+#endif /* DEBUG_PRINT */
204
+
205
+    return ret;
206
+
207
+}
208
+
209
+PLL_Setting_st Pll_3_5_H = {
210
+     PLL_CLK_3_5G_GPIO_Port,
211
+     PLL_CLK_3_5G_Pin,
212
+     PLL_DATA_3_5G_GPIO_Port,
213
+     PLL_DATA_3_5G_Pin,
214
+   PLL_EN_3_5G_H_GPIO_Port,    
215
+   PLL_EN_3_5G_H_Pin,
216
+ };
217
+ PLL_Setting_st Pll_3_5_L = {
218
+     PLL_CLK_3_5G_GPIO_Port,
219
+     PLL_CLK_3_5G_Pin,
220
+     PLL_DATA_3_5G_GPIO_Port,
221
+     PLL_DATA_3_5G_Pin,
222
+       PLL_EN_3_5G_L_GPIO_Port,    
223
+       PLL_EN_3_5G_L_Pin,
224
+ };
225
+void RF_Status_Get(void){
226
+//    printf("\r\nYJ2 : Prev_data[INDEX_DET_1_8G_DL_IN_L ] : %x\r\n",Prev_data[INDEX_DET_1_8G_DL_IN_L]);            
227
+    uint8_t data[10];
228
+    Prev_data[INDEX_BLUE_HEADER]   = BLUECELL_HEADER;
229
+    Prev_data[INDEX_BLUE_TYPE]     = TYPE_BLUECELL_GET;
230
+    Prev_data[INDEX_BLUE_LENGTH]   = INDEX_BLUE_EOF - 2;
231
+    Prev_data[INDEX_BLUE_CRCINDEX] = INDEX_BLUE_CRC;
232
+    Prev_data[INDEX_BLUE_CRC]      = STH30_CreateCrc(&Prev_data[Type], Prev_data[Length]);
233
+    Prev_data[INDEX_BLUE_EOF] = BLUECELL_TAILER;    
234
+    HAL_UART_Transmit_DMA(&huart1,&Prev_data[INDEX_BLUE_HEADER],INDEX_BLUE_EOF + 1); 
235
+//    printf("\r\nYJ : %x",ADCvalue[0]);
236
+//    printf("\r\n");
237
+
238
+}
239
+
240
+void RF_Operate(uint8_t* data_buf){
241
+    uint16_t temp_val = 0;
242
+    uint8_t  ADC_Modify = 0;
243
+    ADF4153_R_N_Reg_st temp_reg;
244
+//    printf("Prev_data[INDEX_ATT_1_8G_DL1]  : %x  data_buf[INDEX_ATT_1_8G_DL1] : %x\r\n",Prev_data[INDEX_ATT_1_8G_DL1],data_buf[INDEX_ATT_1_8G_DL1]);
245
+    if(Prev_data[INDEX_ATT_1_8G_DL1] != data_buf[INDEX_ATT_1_8G_DL1]){
246
+        
247
+#if 0 // PYJ.2019.07.31_BEGIN -- 
248
+        printf("\r\nLINE : %d  \r\n",__LINE__);    
249
+#endif // PYJ.2019.07.31_END -- 
250
+        BDA4601_atten_ctrl(BDA4601_1_8G_DL1,(data_buf[INDEX_ATT_1_8G_DL1]));
251
+        Prev_data[INDEX_ATT_1_8G_DL1] = data_buf[INDEX_ATT_1_8G_DL1];
252
+    }
253
+    if(Prev_data[INDEX_ATT_1_8G_DL2] != data_buf[INDEX_ATT_1_8G_DL2]){
254
+#ifdef DEBUG_PRINT
255
+        printf("\r\nLINE : %d  \r\n",__LINE__);    
256
+#endif /* DEBUG_PRINT */
257
+        BDA4601_atten_ctrl(BDA4601_1_8G_DL2,(data_buf[INDEX_ATT_1_8G_DL2]));
258
+        Prev_data[INDEX_ATT_1_8G_DL2] = data_buf[INDEX_ATT_1_8G_DL2];
259
+    }
260
+    if(Prev_data[INDEX_ATT_1_8G_UL1] != data_buf[INDEX_ATT_1_8G_UL1]){
261
+#ifdef DEBUG_PRINT
262
+        printf("\r\nLINE : %d  \r\n",__LINE__);    
263
+#endif /* DEBUG_PRINT */
264
+        BDA4601_atten_ctrl(BDA4601_1_8G_UL1,(data_buf[INDEX_ATT_1_8G_UL1]));
265
+        Prev_data[INDEX_ATT_1_8G_UL1] = data_buf[INDEX_ATT_1_8G_UL1];
266
+    }
267
+    if(Prev_data[INDEX_ATT_1_8G_UL2] != data_buf[INDEX_ATT_1_8G_UL2]){
268
+#ifdef DEBUG_PRINT
269
+        printf("\r\nLINE : %d  \r\n",__LINE__);    
270
+#endif /* DEBUG_PRINT */
271
+        BDA4601_atten_ctrl(BDA4601_1_8G_UL2,(data_buf[INDEX_ATT_1_8G_UL2]));
272
+        Prev_data[INDEX_ATT_1_8G_UL2] = data_buf[INDEX_ATT_1_8G_UL2];
273
+
274
+    }
275
+    if(Prev_data[INDEX_ATT_1_8G_UL3] != data_buf[INDEX_ATT_1_8G_UL3]){
276
+        BDA4601_atten_ctrl(BDA4601_1_8G_UL3,(data_buf[INDEX_ATT_1_8G_UL3]));
277
+        Prev_data[INDEX_ATT_1_8G_UL3] = data_buf[INDEX_ATT_1_8G_UL3];
278
+
279
+    }
280
+    if(Prev_data[INDEX_ATT_1_8G_UL4] != data_buf[INDEX_ATT_1_8G_UL4]){
281
+#ifdef DEBUG_PRINT
282
+        printf("\r\nLINE : %d  \r\n",__LINE__);    
283
+#endif /* DEBUG_PRINT */
284
+        BDA4601_atten_ctrl(BDA4601_1_8G_UL4,(data_buf[INDEX_ATT_1_8G_UL4]));
285
+        Prev_data[INDEX_ATT_1_8G_UL4] = data_buf[INDEX_ATT_1_8G_UL4];
286
+
287
+    }
288
+    if(Prev_data[INDEX_ATT_2_1G_DL1] != data_buf[INDEX_ATT_2_1G_DL1]){
289
+#ifdef DEBUG_PRINT
290
+        printf("\r\nLINE : %d  \r\n",__LINE__);    
291
+#endif /* DEBUG_PRINT */
292
+        BDA4601_atten_ctrl(BDA4601_2_1G_DL1,(data_buf[INDEX_ATT_2_1G_DL1]));
293
+        Prev_data[INDEX_ATT_2_1G_DL1] = data_buf[INDEX_ATT_2_1G_DL1];
294
+
295
+    }
296
+    if(Prev_data[INDEX_ATT_2_1G_DL2] != data_buf[INDEX_ATT_2_1G_DL2]){
297
+#ifdef DEBUG_PRINT
298
+        printf("\r\nLINE : %d  \r\n",__LINE__);    
299
+#endif /* DEBUG_PRINT */
300
+        BDA4601_atten_ctrl(BDA4601_2_1G_DL2,(data_buf[INDEX_ATT_2_1G_DL2]));
301
+        Prev_data[INDEX_ATT_2_1G_DL2] = data_buf[INDEX_ATT_2_1G_DL2];
302
+
303
+    }
304
+    if(Prev_data[INDEX_ATT_2_1G_UL1] != data_buf[INDEX_ATT_2_1G_UL1]){
305
+#ifdef DEBUG_PRINT
306
+        printf("\r\nLINE : %d  \r\n",__LINE__);    
307
+#endif /* DEBUG_PRINT */
308
+        BDA4601_atten_ctrl(BDA4601_2_1G_UL1,(data_buf[INDEX_ATT_2_1G_UL1]));
309
+        Prev_data[INDEX_ATT_2_1G_UL1] = data_buf[INDEX_ATT_2_1G_UL1];
310
+
311
+    }
312
+    if(Prev_data[INDEX_ATT_2_1G_UL2] != data_buf[INDEX_ATT_2_1G_UL2]){
313
+        BDA4601_atten_ctrl(BDA4601_2_1G_UL2,(data_buf[INDEX_ATT_2_1G_UL2]));
314
+        Prev_data[INDEX_ATT_2_1G_UL2] = data_buf[INDEX_ATT_2_1G_UL2];
315
+
316
+    }
317
+    if(Prev_data[INDEX_ATT_2_1G_UL3] != data_buf[INDEX_ATT_2_1G_UL3]){
318
+        BDA4601_atten_ctrl(BDA4601_2_1G_UL3,(data_buf[INDEX_ATT_2_1G_UL3]));
319
+        Prev_data[INDEX_ATT_2_1G_UL3] = data_buf[INDEX_ATT_2_1G_UL3];
320
+
321
+    }
322
+    if(Prev_data[INDEX_ATT_2_1G_UL4] != data_buf[INDEX_ATT_2_1G_UL4]){
323
+        BDA4601_atten_ctrl(BDA4601_2_1G_UL4,(data_buf[INDEX_ATT_2_1G_UL4]));
324
+        Prev_data[INDEX_ATT_2_1G_UL4] = data_buf[INDEX_ATT_2_1G_UL4];
325
+    }
326
+    if(   (Prev_data[INDEX_ATT_3_5G_DL] != data_buf[INDEX_ATT_3_5G_DL])
327
+        ||(Prev_data[INDEX_ATT_3_5G_UL] != data_buf[INDEX_ATT_3_5G_UL])
328
+        ||(Prev_data[INDEX_ATT_3_5G_COM1] != data_buf[INDEX_ATT_3_5G_COM1])
329
+        ||(Prev_data[INDEX_ATT_3_5G_COM2] != data_buf[INDEX_ATT_3_5G_COM2])
330
+        ||(Prev_data[INDEX_ATT_3_5G_COM3] != data_buf[INDEX_ATT_3_5G_COM3])
331
+    ){
332
+        ALL_ATT_3_5G.data0 = Prev_data[INDEX_ATT_3_5G_DL]   = data_buf[INDEX_ATT_3_5G_DL];
333
+        ALL_ATT_3_5G.data1 = Prev_data[INDEX_ATT_3_5G_UL]   = data_buf[INDEX_ATT_3_5G_UL];
334
+        ALL_ATT_3_5G.data2 = Prev_data[INDEX_ATT_3_5G_COM1] = data_buf[INDEX_ATT_3_5G_COM1];
335
+        ALL_ATT_3_5G.data3 = Prev_data[INDEX_ATT_3_5G_COM2] = data_buf[INDEX_ATT_3_5G_COM2];
336
+        ALL_ATT_3_5G.data4 = Prev_data[INDEX_ATT_3_5G_COM3] = data_buf[INDEX_ATT_3_5G_COM3];
337
+        PE43711_ALL_atten_ctrl(ALL_ATT_3_5G);
338
+    }
339
+    if((Prev_data[INDEX_PLL_1_8G_DL_H] != data_buf[INDEX_PLL_1_8G_DL_H])
340
+        && (Prev_data[INDEX_PLL_1_8G_DL_L] != data_buf[INDEX_PLL_1_8G_DL_L])
341
+    ){
342
+        Prev_data[INDEX_PLL_1_8G_DL_H] = data_buf[INDEX_PLL_1_8G_DL_H];
343
+        Prev_data[INDEX_PLL_1_8G_DL_L] = data_buf[INDEX_PLL_1_8G_DL_L];
344
+        temp_val = (data_buf[INDEX_PLL_1_8G_DL_H] << 8) | (data_buf[INDEX_PLL_1_8G_DL_L]);
345
+        ADF4113_Module_Ctrl(ADF4113_1_8G_DL,0x410,halSynSetFreq((temp_val * 1000000) / 10 ),0x9F8092);
346
+    }
347
+    if((Prev_data[INDEX_PLL_1_8G_UL_H] != data_buf[INDEX_PLL_1_8G_UL_H])
348
+        && (Prev_data[INDEX_PLL_1_8G_UL_L] != data_buf[INDEX_PLL_1_8G_UL_L])){
349
+        temp_val = (data_buf[INDEX_PLL_1_8G_UL_H] << 8) | (data_buf[INDEX_PLL_1_8G_UL_L]);
350
+        Prev_data[INDEX_PLL_1_8G_UL_H] = data_buf[INDEX_PLL_1_8G_UL_H];
351
+        Prev_data[INDEX_PLL_1_8G_UL_L] = data_buf[INDEX_PLL_1_8G_UL_L];
352
+        ADF4113_Module_Ctrl(ADF4113_1_8G_UL,0x410,halSynSetFreq((temp_val * 1000000) / 10),0x9F8092);
353
+    }
354
+    if((Prev_data[INDEX_PLL_2_1G_DL_H] != data_buf[INDEX_PLL_2_1G_DL_H])
355
+        && (Prev_data[INDEX_PLL_2_1G_DL_L] != data_buf[INDEX_PLL_2_1G_DL_L])){
356
+        temp_val = ((data_buf[INDEX_PLL_2_1G_DL_H] << 8) | (data_buf[INDEX_PLL_2_1G_DL_L]));
357
+        Prev_data[INDEX_PLL_2_1G_DL_H] = data_buf[INDEX_PLL_2_1G_DL_H];
358
+        Prev_data[INDEX_PLL_2_1G_DL_L] = data_buf[INDEX_PLL_2_1G_DL_L];        
359
+        ADF4113_Module_Ctrl(ADF4113_2_1G_DL,0x410,halSynSetFreq((temp_val * 1000000) / 10),0x9F8092);
360
+    }
361
+    if((Prev_data[INDEX_PLL_2_1G_UL_H] != data_buf[INDEX_PLL_2_1G_UL_H])
362
+        && (Prev_data[INDEX_PLL_2_1G_UL_L] != data_buf[INDEX_PLL_2_1G_UL_L])){
363
+        Prev_data[INDEX_PLL_2_1G_UL_H] = data_buf[INDEX_PLL_2_1G_UL_H];
364
+        Prev_data[INDEX_PLL_2_1G_UL_L] = data_buf[INDEX_PLL_2_1G_UL_L];          
365
+        temp_val = (data_buf[INDEX_PLL_2_1G_UL_H] << 8) | (data_buf[INDEX_PLL_2_1G_UL_L]);
366
+        ADF4113_Module_Ctrl(ADF4113_2_1G_UL,0x410,halSynSetFreq((temp_val * 1000000) / 10),0x9F8092);
367
+
368
+    }
369
+    if((Prev_data[INDEX_PLL_3_5G_DL_H] != data_buf[INDEX_PLL_3_5G_DL_H])
370
+        && (Prev_data[INDEX_PLL_3_5G_DL_L] != data_buf[INDEX_PLL_3_5G_DL_L])){
371
+        Prev_data[INDEX_PLL_3_5G_DL_H] = data_buf[INDEX_PLL_3_5G_DL_H];
372
+        Prev_data[INDEX_PLL_3_5G_DL_L] = data_buf[INDEX_PLL_3_5G_DL_L];
373
+        temp_val = (data_buf[INDEX_PLL_3_5G_DL_H] << 8) | (data_buf[INDEX_PLL_3_5G_DL_L]);
374
+        temp_reg = ADF4153_Freq_Calc(3934500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);
375
+        ADF4153_Module_Ctrl(Pll_3_5_L,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
376
+    }
377
+    if((Prev_data[INDEX_PLL_3_5G_UL_H] != data_buf[INDEX_PLL_3_5G_UL_H])
378
+        && (Prev_data[INDEX_PLL_3_5G_UL_L] != data_buf[INDEX_PLL_3_5G_UL_L])){
379
+        Prev_data[INDEX_PLL_3_5G_UL_H] = data_buf[INDEX_PLL_3_5G_UL_H];
380
+        Prev_data[INDEX_PLL_3_5G_UL_L] = data_buf[INDEX_PLL_3_5G_UL_L];
381
+        temp_val = (data_buf[INDEX_PLL_3_5G_UL_H] << 8) | (data_buf[INDEX_PLL_3_5G_UL_L]);
382
+        temp_reg = ADF4153_Freq_Calc(3465500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);
383
+        ADF4153_Module_Ctrl(Pll_3_5_H,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
384
+
385
+    }
386
+    if(Prev_data[INDEX_PLL_LD_6_BIT] != data_buf[INDEX_PLL_LD_6_BIT]){
387
+
388
+    }
389
+#if 0 // PYJ.2019.07.28_BEGIN -- 
390
+    if(Prev_data[INDEX_DET_1_8G_DL_IN_H] != data_buf[INDEX_DET_1_8G_DL_IN_H]){
391
+
392
+    }
393
+    if(Prev_data[INDEX_DET_1_8G_DL_IN_L] != data_buf[INDEX_DET_1_8G_DL_IN_L]){
394
+
395
+    }
396
+    if(Prev_data[INDEX_DET_1_8G_DL_OUT_H] != data_buf[INDEX_DET_1_8G_DL_OUT_H]){
397
+
398
+    }
399
+    if(Prev_data[INDEX_DET_1_8G_DL_OUT_L] != data_buf[INDEX_DET_1_8G_DL_OUT_L]){
400
+
401
+    }
402
+    if(Prev_data[INDEX_DET_1_8G_UL_IN_H] != data_buf[INDEX_DET_1_8G_UL_IN_H]){
403
+
404
+    }
405
+    if(Prev_data[INDEX_DET_1_8G_UL_IN_L] != data_buf[INDEX_DET_1_8G_UL_IN_L]){
406
+
407
+    }
408
+    if(Prev_data[INDEX_DET_1_8G_UL_OUT_H] != data_buf[INDEX_DET_1_8G_UL_OUT_H]){
409
+
410
+    }
411
+    if(Prev_data[INDEX_DET_1_8G_UL_OUT_L] != data_buf[INDEX_DET_1_8G_UL_OUT_L]){
412
+
413
+    }
414
+    if(Prev_data[INDEX_DET_2_1G_DL_IN_H] != data_buf[INDEX_DET_2_1G_DL_IN_H]){
415
+
416
+    }
417
+    if(Prev_data[INDEX_DET_2_1G_DL_IN_L] != data_buf[INDEX_DET_2_1G_DL_IN_L]){
418
+
419
+    }
420
+    if(Prev_data[INDEX_DET_2_1G_DL_OUT_H] != data_buf[INDEX_DET_2_1G_DL_OUT_H]){
421
+
422
+    }
423
+    if(Prev_data[INDEX_DET_2_1G_DL_OUT_L] != data_buf[INDEX_DET_2_1G_DL_OUT_L]){
424
+
425
+    }
426
+    if(Prev_data[INDEX_DET_2_1G_UL_IN_H] != data_buf[INDEX_DET_2_1G_UL_IN_H]){
427
+
428
+    }
429
+    if(Prev_data[INDEX_DET_2_1G_UL_IN_L] != data_buf[INDEX_DET_2_1G_UL_IN_L]){
430
+
431
+    }
432
+
433
+    if(Prev_data[INDEX_DET_2_1G_UL_OUT_H] != data_buf[INDEX_DET_2_1G_UL_OUT_H]){
434
+
435
+    }
436
+    if(Prev_data[INDEX_DET_2_1G_UL_OUT_L] != data_buf[INDEX_DET_2_1G_UL_OUT_L]){
437
+
438
+    }
439
+    if(Prev_data[INDEX_DET_3_5G_DL_IN_H] != data_buf[INDEX_DET_3_5G_DL_IN_H]){
440
+
441
+    }
442
+    if(Prev_data[INDEX_DET_3_5G_DL_IN_L] != data_buf[INDEX_DET_3_5G_DL_IN_L]){
443
+
444
+    }
445
+    if(Prev_data[INDEX_DET_3_5G_DL_OUT_L] != data_buf[INDEX_DET_3_5G_DL_OUT_L]){
446
+
447
+    }
448
+    if(Prev_data[INDEX_DET_3_5G_DL_OUT_H] != data_buf[INDEX_DET_3_5G_DL_OUT_H]){
449
+
450
+    }
451
+    if(Prev_data[INDEX_DET_3_5G_UL_IN_H] != data_buf[INDEX_DET_3_5G_UL_IN_H]){
452
+
453
+    }
454
+    if(Prev_data[INDEX_DET_3_5G_UL_IN_L] != data_buf[INDEX_DET_3_5G_UL_IN_L]){
455
+
456
+    }
457
+
458
+    if(Prev_data[INDEX_DET_3_5G_UL_OUT_H] != data_buf[INDEX_DET_3_5G_UL_OUT_H]){
459
+
460
+    }
461
+    if(Prev_data[INDEX_DET_3_5G_UL_OUT_L] != data_buf[INDEX_DET_3_5G_UL_OUT_L]){
462
+
463
+    }
464
+    if(Prev_data[INDEX_RFU_TEMP_H] != data_buf[INDEX_RFU_TEMP_H]){
465
+
466
+    }
467
+    if(Prev_data[INDEX_RFU_TEMP_L] != data_buf[INDEX_RFU_TEMP_L]){
468
+
469
+    }
470
+    if(Prev_data[INDEX__28V_DET_H] != data_buf[INDEX__28V_DET_H]){
471
+
472
+    }
473
+    if(Prev_data[INDEX__28V_DET_L] != data_buf[INDEX__28V_DET_L]){
474
+
475
+    }
476
+#endif // PYJ.2019.07.28_END -- 
477
+    if(Prev_data[INDEX_ALARM_AC] != data_buf[INDEX_ALARM_AC]){
478
+
479
+    }
480
+    if(Prev_data[INDEX_ALARM_DC] != data_buf[INDEX_ALARM_DC]){
481
+
482
+    }
483
+    if(Prev_data[INDEX_PATH_EN_1_8G_DL] != data_buf[INDEX_PATH_EN_1_8G_DL]){
484
+        Power_ON_OFF_Ctrl(INDEX_PATH_EN_1_8G_DL,data_buf[INDEX_PATH_EN_1_8G_DL]);
485
+        Prev_data[INDEX_PATH_EN_1_8G_DL] = data_buf[INDEX_PATH_EN_1_8G_DL];
486
+    }
487
+    if(Prev_data[INDEX_PATH_EN_1_8G_UL] != data_buf[INDEX_PATH_EN_1_8G_UL]){
488
+        Power_ON_OFF_Ctrl(INDEX_PATH_EN_1_8G_UL,data_buf[INDEX_PATH_EN_1_8G_UL]);
489
+        Prev_data[INDEX_PATH_EN_1_8G_UL] = data_buf[INDEX_PATH_EN_1_8G_UL];
490
+
491
+    }
492
+
493
+    if(Prev_data[INDEX_PATH_EN_2_1G_DL] != data_buf[INDEX_PATH_EN_2_1G_DL]){
494
+        Power_ON_OFF_Ctrl(INDEX_PATH_EN_2_1G_DL,data_buf[INDEX_PATH_EN_2_1G_DL]);
495
+        Prev_data[INDEX_PATH_EN_2_1G_DL] = data_buf[INDEX_PATH_EN_2_1G_DL];
496
+
497
+    }
498
+    if(Prev_data[INDEX_PATH_EN_2_1G_UL] != data_buf[INDEX_PATH_EN_2_1G_UL]){
499
+        Power_ON_OFF_Ctrl(INDEX_PATH_EN_2_1G_UL,data_buf[INDEX_PATH_EN_2_1G_UL]);
500
+        Prev_data[INDEX_PATH_EN_2_1G_UL] = data_buf[INDEX_PATH_EN_2_1G_UL];
501
+
502
+    }
503
+    if(Prev_data[INDEX_PATH_EN_3_5G_L] != data_buf[INDEX_PATH_EN_3_5G_L]){
504
+        Power_ON_OFF_Ctrl(INDEX_PATH_EN_3_5G_L,data_buf[INDEX_PATH_EN_3_5G_L]);
505
+        Prev_data[INDEX_PATH_EN_3_5G_L] = data_buf[INDEX_PATH_EN_3_5G_L];
506
+
507
+    }
508
+    if(Prev_data[INDEX_PATH_EN_3_5G_H] != data_buf[INDEX_PATH_EN_3_5G_H]){
509
+        Power_ON_OFF_Ctrl(INDEX_PATH_EN_3_5G_H,data_buf[INDEX_PATH_EN_3_5G_H]);
510
+        Prev_data[INDEX_PATH_EN_3_5G_H] = data_buf[INDEX_PATH_EN_3_5G_H];
511
+
512
+    }
513
+    if(Prev_data[INDEX_PATH_EN_3_5G_DL] != data_buf[INDEX_PATH_EN_3_5G_DL]){
514
+        Power_ON_OFF_Ctrl(INDEX_PATH_EN_3_5G_DL,data_buf[INDEX_PATH_EN_3_5G_DL]);
515
+        Prev_data[INDEX_PATH_EN_3_5G_DL] = data_buf[INDEX_PATH_EN_3_5G_DL];
516
+
517
+    }
518
+    if(Prev_data[INDEX_PATH_EN_3_5G_UL] != data_buf[INDEX_PATH_EN_3_5G_UL]){
519
+        Power_ON_OFF_Ctrl(INDEX_PATH_EN_3_5G_UL,data_buf[INDEX_PATH_EN_3_5G_UL]);
520
+        Prev_data[INDEX_PATH_EN_3_5G_UL] = data_buf[INDEX_PATH_EN_3_5G_UL];
521
+
522
+    }
523
+    if(Prev_data[INDEX_PLL_ON_OFF_3_5G_H] != data_buf[INDEX_PLL_ON_OFF_3_5G_H]){
524
+        Power_ON_OFF_Ctrl(INDEX_PLL_ON_OFF_3_5G_H,data_buf[INDEX_PLL_ON_OFF_3_5G_H]);
525
+        Prev_data[INDEX_PLL_ON_OFF_3_5G_H] = data_buf[INDEX_PLL_ON_OFF_3_5G_H];
526
+        HAL_Delay(10);
527
+        printf("POWER : %d \r\n",Prev_data[INDEX_PLL_ON_OFF_3_5G_H]);
528
+        if(data_buf[INDEX_PLL_ON_OFF_3_5G_H]){
529
+            printf("PLL CTRL START !! \r\n");
530
+//            ADF4153_Init();
531
+            temp_reg = ADF4153_Freq_Calc(3934500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);
532
+            ADF4153_Module_Ctrl(Pll_3_5_H,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
533
+        }
534
+    }
535
+    if(Prev_data[INDEX_PLL_ON_OFF_3_5G_L] != data_buf[INDEX_PLL_ON_OFF_3_5G_L]){
536
+        Power_ON_OFF_Ctrl(INDEX_PLL_ON_OFF_3_5G_L,data_buf[INDEX_PLL_ON_OFF_3_5G_L]);
537
+        Prev_data[INDEX_PLL_ON_OFF_3_5G_L] = data_buf[INDEX_PLL_ON_OFF_3_5G_L];
538
+        HAL_Delay(10);
539
+        printf("POWER : %d \r\n",Prev_data[INDEX_PLL_ON_OFF_3_5G_L]);        
540
+        if(data_buf[INDEX_PLL_ON_OFF_3_5G_L]){
541
+            printf("PLL CTRL START !! \r\n");
542
+            temp_reg = ADF4153_Freq_Calc(3465500000,ADF4153_REFIN,ADF4153_RCOUNTER,ADF4153_CHANNEL_SPACING);            
543
+            ADF4153_Module_Ctrl(Pll_3_5_L,temp_reg.N_reg,temp_reg.R_reg,0x13c2,0x3);
544
+        }
545
+    }
546
+
547
+    if(Prev_data[INDEX_T_SYNC_DL] != data_buf[INDEX_T_SYNC_DL]){
548
+        Prev_data[INDEX_T_SYNC_DL] = data_buf[INDEX_T_SYNC_DL];
549
+        Power_ON_OFF_Ctrl(INDEX_T_SYNC_DL,data_buf[INDEX_T_SYNC_DL]);
550
+    }
551
+    if(Prev_data[INDEX__T_SYNC_DL] != data_buf[INDEX__T_SYNC_DL]){
552
+        Prev_data[INDEX__T_SYNC_DL] = data_buf[INDEX__T_SYNC_DL];
553
+        Power_ON_OFF_Ctrl(INDEX__T_SYNC_DL,data_buf[INDEX__T_SYNC_DL]);
554
+    }
555
+    if(Prev_data[INDEX_T_SYNC_UL] != data_buf[INDEX_T_SYNC_UL]){
556
+        Prev_data[INDEX_T_SYNC_UL] = data_buf[INDEX_T_SYNC_UL];
557
+        Power_ON_OFF_Ctrl(INDEX_T_SYNC_UL,data_buf[INDEX_T_SYNC_UL]);
558
+    }
559
+    if(Prev_data[INDEX__T_SYNC_UL] != data_buf[INDEX__T_SYNC_UL]){
560
+        Prev_data[INDEX__T_SYNC_UL] = data_buf[INDEX__T_SYNC_UL];
561
+        Power_ON_OFF_Ctrl(INDEX__T_SYNC_UL,data_buf[INDEX__T_SYNC_UL]);
562
+    }
563
+
564
+
565
+    if((Prev_data[INDEX_DAC_VCtrl_A_H] != data_buf[INDEX_DAC_VCtrl_A_H])
566
+        ||(Prev_data[INDEX_DAC_VCtrl_A_L] != data_buf[INDEX_DAC_VCtrl_A_L])){
567
+        ADC_Modify = 1;
568
+        Prev_data[INDEX_DAC_VCtrl_A_H] = data_buf[INDEX_DAC_VCtrl_A_H];
569
+        Prev_data[INDEX_DAC_VCtrl_A_L] = data_buf[INDEX_DAC_VCtrl_A_L];
570
+    }
571
+    if((Prev_data[INDEX_DAC_VCtrl_B_H] != data_buf[INDEX_DAC_VCtrl_B_H])
572
+        ||(Prev_data[INDEX_DAC_VCtrl_B_L] != data_buf[INDEX_DAC_VCtrl_B_L])){
573
+        ADC_Modify = 1;
574
+        
575
+        Prev_data[INDEX_DAC_VCtrl_B_H] = data_buf[INDEX_DAC_VCtrl_B_H];
576
+        Prev_data[INDEX_DAC_VCtrl_B_L] = data_buf[INDEX_DAC_VCtrl_B_L];        
577
+    }    
578
+    if((Prev_data[INDEX_DAC_VCtrl_C_H] != data_buf[INDEX_DAC_VCtrl_C_H])
579
+        ||(Prev_data[INDEX_DAC_VCtrl_C_L] != data_buf[INDEX_DAC_VCtrl_C_L])){
580
+        ADC_Modify = 1;
581
+        printf("Prev_data[INDEX_DAC_VCtrl_C_H] : %x \r\n",Prev_data[INDEX_DAC_VCtrl_C_H]);
582
+        printf("Prev_data[INDEX_DAC_VCtrl_C_L] : %x \r\n",Prev_data[INDEX_DAC_VCtrl_C_L]);
583
+
584
+        Prev_data[INDEX_DAC_VCtrl_C_H] = data_buf[INDEX_DAC_VCtrl_C_H];
585
+        Prev_data[INDEX_DAC_VCtrl_C_L] = data_buf[INDEX_DAC_VCtrl_C_L];        
586
+    }
587
+    if((Prev_data[INDEX_DAC_VCtrl_D_H] != data_buf[INDEX_DAC_VCtrl_D_H])
588
+        ||(Prev_data[INDEX_DAC_VCtrl_D_L] != data_buf[INDEX_DAC_VCtrl_D_L])){
589
+        ADC_Modify = 1;
590
+        Prev_data[INDEX_DAC_VCtrl_D_H] = data_buf[INDEX_DAC_VCtrl_D_H];
591
+        Prev_data[INDEX_DAC_VCtrl_D_L] = data_buf[INDEX_DAC_VCtrl_D_L];
592
+    }
593
+    if((Prev_data[INDEX_DAC_VCtrl_E_H] != data_buf[INDEX_DAC_VCtrl_E_H])
594
+        ||(Prev_data[INDEX_DAC_VCtrl_E_L] != data_buf[INDEX_DAC_VCtrl_E_L])){
595
+        ADC_Modify = 1;
596
+
597
+        Prev_data[INDEX_DAC_VCtrl_E_H] = data_buf[INDEX_DAC_VCtrl_E_H];
598
+        Prev_data[INDEX_DAC_VCtrl_E_L] = data_buf[INDEX_DAC_VCtrl_E_L];        
599
+    }
600
+    if((Prev_data[INDEX_DAC_VCtrl_F_H] != data_buf[INDEX_DAC_VCtrl_F_H])
601
+        ||(Prev_data[INDEX_DAC_VCtrl_F_L] != data_buf[INDEX_DAC_VCtrl_F_L])){
602
+        ADC_Modify = 1;
603
+        Prev_data[INDEX_DAC_VCtrl_F_H] = data_buf[INDEX_DAC_VCtrl_F_H];
604
+        Prev_data[INDEX_DAC_VCtrl_F_L] = data_buf[INDEX_DAC_VCtrl_F_L];        
605
+    }
606
+    if((Prev_data[INDEX_DAC_VCtrl_G_H] != data_buf[INDEX_DAC_VCtrl_G_H])
607
+        ||(Prev_data[INDEX_DAC_VCtrl_G_L] != data_buf[INDEX_DAC_VCtrl_G_L])){
608
+        ADC_Modify = 1;
609
+        Prev_data[INDEX_DAC_VCtrl_G_H] = data_buf[INDEX_DAC_VCtrl_G_H];
610
+        Prev_data[INDEX_DAC_VCtrl_G_L] = data_buf[INDEX_DAC_VCtrl_G_L];        
611
+    }    
612
+    if((Prev_data[INDEX_DAC_VCtrl_H_H] != data_buf[INDEX_DAC_VCtrl_H_H])
613
+        ||(Prev_data[INDEX_DAC_VCtrl_H_L] != data_buf[INDEX_DAC_VCtrl_H_L])){
614
+        ADC_Modify = 1;
615
+        Prev_data[INDEX_DAC_VCtrl_H_H] = data_buf[INDEX_DAC_VCtrl_H_H];
616
+        Prev_data[INDEX_DAC_VCtrl_H_L] = data_buf[INDEX_DAC_VCtrl_H_L];        
617
+    }
618
+    if(ADC_Modify){
619
+//        SubmitDAC(0xF000);
620
+//        HAL_Delay(1);
621
+//        SubmitDAC(0x800C);
622
+//        SubmitDAC(0x2FFF );
623
+//        SubmitDAC(0xA000);
624
+        printf("DAC CTRL START \r\n");
625
+//        SubmitDAC(0x800C);
626
+//        SubmitDAC(0xA000);
627
+
628
+        SubmitDAC((Prev_data[INDEX_DAC_VCtrl_A_H] << 8 | Prev_data[INDEX_DAC_VCtrl_A_L]));    
629
+        SubmitDAC((Prev_data[INDEX_DAC_VCtrl_B_H] << 8 | Prev_data[INDEX_DAC_VCtrl_B_L]));    
630
+        SubmitDAC((Prev_data[INDEX_DAC_VCtrl_C_H] << 8 | Prev_data[INDEX_DAC_VCtrl_C_L]));
631
+        SubmitDAC((Prev_data[INDEX_DAC_VCtrl_D_H] << 8 | Prev_data[INDEX_DAC_VCtrl_D_L]));
632
+        SubmitDAC((Prev_data[INDEX_DAC_VCtrl_E_H] << 8 | Prev_data[INDEX_DAC_VCtrl_E_L]));    
633
+        SubmitDAC((Prev_data[INDEX_DAC_VCtrl_F_H] << 8 | Prev_data[INDEX_DAC_VCtrl_F_L]));
634
+        SubmitDAC((Prev_data[INDEX_DAC_VCtrl_G_H] << 8 | Prev_data[INDEX_DAC_VCtrl_G_L]));
635
+        SubmitDAC((Prev_data[INDEX_DAC_VCtrl_H_H] << 8 | Prev_data[INDEX_DAC_VCtrl_H_L]));
636
+    }
637
+    
638
+}
639
+
640
+
641
+bool RF_Ctrl_Main(uint8_t* data_buf){
642
+    bool ret = false;
643
+    Bluecell_Prot_t type = data_buf[Type];
644
+    ret = RF_Data_Check(&data_buf[Header]); /* ERROR CHECK */
645
+    if(ret == false){
646
+        HAL_UART_Transmit(&huart1,&data_buf[INDEX_BLUE_HEADER],data_buf[INDEX_BLUE_LENGTH] + 2 + 1,3000); 
647
+        return ret;
648
+    }
649
+    
650
+    switch(type){
651
+    case TYPE_BLUECELL_RESET:
652
+        for(uint8_t i =0 ; i < data_buf[Length] + 6; i++)
653
+            printf("%02x ",data_buf[i]);
654
+        printf("Reset Start \r\n");
655
+        NVIC_SystemReset();
656
+        break;
657
+    case TYPE_BLUECELL_SET:
658
+#if 0 // PYJ.2019.07.31_BEGIN -- 
659
+    printf("TYPE_BLUECELL_SET : ");
660
+    for(uint8_t i =0 ; i < INDEX_BLUE_EOF + 1; i++)
661
+        printf("%02x ",data_buf[i]);
662
+#endif // PYJ.2019.07.31_END -- 
663
+        RF_Operate(&data_buf[Header]);
664
+//        ADF4153_Freq_Calc(3465500000,40000000,2,5000);
665
+//        ADF4153_Freq_Calc(3993450000,40000000,2,5000);
666
+//        halSynSetFreq(1995000000);
667
+//        halSynSetFreq(1600000000);
668
+//        halSynSetFreq(1455000000);        
669
+        break;
670
+    case TYPE_BLUECELL_GET:
671
+        printf("\r\nTYPE_BLUECELL_GET : \r\n");
672
+        RF_Status_Get();
673
+        break;
674
+    case TYPE_BLUECELL_SAVE:
675
+        printf("\r\nFLASH Write\r\n");
676
+        Bluecell_Flash_Write(&Prev_data[INDEX_BLUE_HEADER]);
677
+        break;
678
+        default:
679
+#ifdef DEBUG_PRINT // PYJ.2019.07.27_BEGIN --         
680
+            printf("Function : %s   LINE : %d    type : %d \r\n",__func__,__LINE__,type);
681
+#endif
682
+            break;
683
+    }
684
+    return ret;
685
+}

BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.sip_sym


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.sip_xab


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.sip_xad


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.sip_xsb


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.sip_xsd


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/STM32F103_ATTEN_PLL_Zig.siproj


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_BDA4601.h.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_flash.h.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_includes.h.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_main.h.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_pll_4113.h.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Inc_zig_operate.h.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_AD5318.c.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_CRC16.c.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_PE43711.c.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_flash.c.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_includes.c.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_main.c.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_pll_4113.c.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_uart.c.sisc


BIN
insight/STM32F103_ATTEN_PLL_Zig.si4project/cache/parse/.._.._Src_zig_operate.c.sisc