stm32f1xx_it.c 8.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32f1xx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10. * All rights reserved.</center></h2>
  11. *
  12. * This software component is licensed by ST under BSD 3-Clause license,
  13. * the "License"; You may not use this file except in compliance with the
  14. * License. You may obtain a copy of the License at:
  15. * opensource.org/licenses/BSD-3-Clause
  16. *
  17. ******************************************************************************
  18. */
  19. /* USER CODE END Header */
  20. /* Includes ------------------------------------------------------------------*/
  21. #include "main.h"
  22. #include "stm32f1xx_it.h"
  23. /* Private includes ----------------------------------------------------------*/
  24. /* USER CODE BEGIN Includes */
  25. /* USER CODE END Includes */
  26. /* Private typedef -----------------------------------------------------------*/
  27. /* USER CODE BEGIN TD */
  28. /* USER CODE END TD */
  29. /* Private define ------------------------------------------------------------*/
  30. /* USER CODE BEGIN PD */
  31. /* USER CODE END PD */
  32. /* Private macro -------------------------------------------------------------*/
  33. /* USER CODE BEGIN PM */
  34. /* USER CODE END PM */
  35. /* Private variables ---------------------------------------------------------*/
  36. /* USER CODE BEGIN PV */
  37. /* USER CODE END PV */
  38. /* Private function prototypes -----------------------------------------------*/
  39. /* USER CODE BEGIN PFP */
  40. /* USER CODE END PFP */
  41. /* Private user code ---------------------------------------------------------*/
  42. /* USER CODE BEGIN 0 */
  43. /* USER CODE END 0 */
  44. /* External variables --------------------------------------------------------*/
  45. extern DMA_HandleTypeDef hdma_adc1;
  46. extern DMA_HandleTypeDef hdma_adc3;
  47. extern ADC_HandleTypeDef hadc1;
  48. extern ADC_HandleTypeDef hadc3;
  49. extern TIM_HandleTypeDef htim6;
  50. extern DMA_HandleTypeDef hdma_usart1_tx;
  51. extern DMA_HandleTypeDef hdma_usart2_tx;
  52. extern UART_HandleTypeDef huart1;
  53. extern UART_HandleTypeDef huart2;
  54. extern TIM_HandleTypeDef htim2;
  55. /* USER CODE BEGIN EV */
  56. /* USER CODE END EV */
  57. /******************************************************************************/
  58. /* Cortex-M3 Processor Interruption and Exception Handlers */
  59. /******************************************************************************/
  60. /**
  61. * @brief This function handles Non maskable interrupt.
  62. */
  63. void NMI_Handler(void)
  64. {
  65. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  66. /* USER CODE END NonMaskableInt_IRQn 0 */
  67. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  68. /* USER CODE END NonMaskableInt_IRQn 1 */
  69. }
  70. /**
  71. * @brief This function handles Hard fault interrupt.
  72. */
  73. void HardFault_Handler(void)
  74. {
  75. /* USER CODE BEGIN HardFault_IRQn 0 */
  76. /* USER CODE END HardFault_IRQn 0 */
  77. while (1)
  78. {
  79. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  80. /* USER CODE END W1_HardFault_IRQn 0 */
  81. }
  82. }
  83. /**
  84. * @brief This function handles Memory management fault.
  85. */
  86. void MemManage_Handler(void)
  87. {
  88. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  89. /* USER CODE END MemoryManagement_IRQn 0 */
  90. while (1)
  91. {
  92. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  93. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  94. }
  95. }
  96. /**
  97. * @brief This function handles Prefetch fault, memory access fault.
  98. */
  99. void BusFault_Handler(void)
  100. {
  101. /* USER CODE BEGIN BusFault_IRQn 0 */
  102. /* USER CODE END BusFault_IRQn 0 */
  103. while (1)
  104. {
  105. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  106. /* USER CODE END W1_BusFault_IRQn 0 */
  107. }
  108. }
  109. /**
  110. * @brief This function handles Undefined instruction or illegal state.
  111. */
  112. void UsageFault_Handler(void)
  113. {
  114. /* USER CODE BEGIN UsageFault_IRQn 0 */
  115. /* USER CODE END UsageFault_IRQn 0 */
  116. while (1)
  117. {
  118. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  119. /* USER CODE END W1_UsageFault_IRQn 0 */
  120. }
  121. }
  122. /**
  123. * @brief This function handles System service call via SWI instruction.
  124. */
  125. void SVC_Handler(void)
  126. {
  127. /* USER CODE BEGIN SVCall_IRQn 0 */
  128. /* USER CODE END SVCall_IRQn 0 */
  129. /* USER CODE BEGIN SVCall_IRQn 1 */
  130. /* USER CODE END SVCall_IRQn 1 */
  131. }
  132. /**
  133. * @brief This function handles Debug monitor.
  134. */
  135. void DebugMon_Handler(void)
  136. {
  137. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  138. /* USER CODE END DebugMonitor_IRQn 0 */
  139. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  140. /* USER CODE END DebugMonitor_IRQn 1 */
  141. }
  142. /**
  143. * @brief This function handles Pendable request for system service.
  144. */
  145. void PendSV_Handler(void)
  146. {
  147. /* USER CODE BEGIN PendSV_IRQn 0 */
  148. /* USER CODE END PendSV_IRQn 0 */
  149. /* USER CODE BEGIN PendSV_IRQn 1 */
  150. /* USER CODE END PendSV_IRQn 1 */
  151. }
  152. /**
  153. * @brief This function handles System tick timer.
  154. */
  155. void SysTick_Handler(void)
  156. {
  157. /* USER CODE BEGIN SysTick_IRQn 0 */
  158. /* USER CODE END SysTick_IRQn 0 */
  159. /* USER CODE BEGIN SysTick_IRQn 1 */
  160. /* USER CODE END SysTick_IRQn 1 */
  161. }
  162. /******************************************************************************/
  163. /* STM32F1xx Peripheral Interrupt Handlers */
  164. /* Add here the Interrupt Handlers for the used peripherals. */
  165. /* For the available peripheral interrupt handler names, */
  166. /* please refer to the startup file (startup_stm32f1xx.s). */
  167. /******************************************************************************/
  168. /**
  169. * @brief This function handles DMA1 channel1 global interrupt.
  170. */
  171. void DMA1_Channel1_IRQHandler(void)
  172. {
  173. /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  174. /* USER CODE END DMA1_Channel1_IRQn 0 */
  175. HAL_DMA_IRQHandler(&hdma_adc1);
  176. /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  177. /* USER CODE END DMA1_Channel1_IRQn 1 */
  178. }
  179. /**
  180. * @brief This function handles DMA1 channel4 global interrupt.
  181. */
  182. void DMA1_Channel4_IRQHandler(void)
  183. {
  184. /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
  185. /* USER CODE END DMA1_Channel4_IRQn 0 */
  186. HAL_DMA_IRQHandler(&hdma_usart1_tx);
  187. /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  188. /* USER CODE END DMA1_Channel4_IRQn 1 */
  189. }
  190. /**
  191. * @brief This function handles DMA1 channel7 global interrupt.
  192. */
  193. void DMA1_Channel7_IRQHandler(void)
  194. {
  195. /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
  196. /* USER CODE END DMA1_Channel7_IRQn 0 */
  197. HAL_DMA_IRQHandler(&hdma_usart2_tx);
  198. /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  199. /* USER CODE END DMA1_Channel7_IRQn 1 */
  200. }
  201. /**
  202. * @brief This function handles ADC1 and ADC2 global interrupts.
  203. */
  204. void ADC1_2_IRQHandler(void)
  205. {
  206. /* USER CODE BEGIN ADC1_2_IRQn 0 */
  207. /* USER CODE END ADC1_2_IRQn 0 */
  208. HAL_ADC_IRQHandler(&hadc1);
  209. /* USER CODE BEGIN ADC1_2_IRQn 1 */
  210. /* USER CODE END ADC1_2_IRQn 1 */
  211. }
  212. /**
  213. * @brief This function handles TIM2 global interrupt.
  214. */
  215. void TIM2_IRQHandler(void)
  216. {
  217. /* USER CODE BEGIN TIM2_IRQn 0 */
  218. /* USER CODE END TIM2_IRQn 0 */
  219. HAL_TIM_IRQHandler(&htim2);
  220. /* USER CODE BEGIN TIM2_IRQn 1 */
  221. /* USER CODE END TIM2_IRQn 1 */
  222. }
  223. /**
  224. * @brief This function handles USART1 global interrupt.
  225. */
  226. void USART1_IRQHandler(void)
  227. {
  228. /* USER CODE BEGIN USART1_IRQn 0 */
  229. /* USER CODE END USART1_IRQn 0 */
  230. HAL_UART_IRQHandler(&huart1);
  231. /* USER CODE BEGIN USART1_IRQn 1 */
  232. /* USER CODE END USART1_IRQn 1 */
  233. }
  234. /**
  235. * @brief This function handles USART2 global interrupt.
  236. */
  237. void USART2_IRQHandler(void)
  238. {
  239. /* USER CODE BEGIN USART2_IRQn 0 */
  240. /* USER CODE END USART2_IRQn 0 */
  241. HAL_UART_IRQHandler(&huart2);
  242. /* USER CODE BEGIN USART2_IRQn 1 */
  243. /* USER CODE END USART2_IRQn 1 */
  244. }
  245. /**
  246. * @brief This function handles ADC3 global interrupt.
  247. */
  248. void ADC3_IRQHandler(void)
  249. {
  250. /* USER CODE BEGIN ADC3_IRQn 0 */
  251. /* USER CODE END ADC3_IRQn 0 */
  252. HAL_ADC_IRQHandler(&hadc3);
  253. /* USER CODE BEGIN ADC3_IRQn 1 */
  254. /* USER CODE END ADC3_IRQn 1 */
  255. }
  256. /**
  257. * @brief This function handles TIM6 global interrupt.
  258. */
  259. void TIM6_IRQHandler(void)
  260. {
  261. /* USER CODE BEGIN TIM6_IRQn 0 */
  262. /* USER CODE END TIM6_IRQn 0 */
  263. HAL_TIM_IRQHandler(&htim6);
  264. /* USER CODE BEGIN TIM6_IRQn 1 */
  265. /* USER CODE END TIM6_IRQn 1 */
  266. }
  267. /**
  268. * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  269. */
  270. void DMA2_Channel4_5_IRQHandler(void)
  271. {
  272. /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */
  273. /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  274. HAL_DMA_IRQHandler(&hdma_adc3);
  275. /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */
  276. /* USER CODE END DMA2_Channel4_5_IRQn 1 */
  277. }
  278. /* USER CODE BEGIN 1 */
  279. /* USER CODE END 1 */
  280. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/