eeprom.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227
  1. /*
  2. * eeprom.h
  3. *
  4. * Created on: 2020. 4. 22.
  5. * Author: parkyj
  6. */
  7. #ifndef EEPROM_H_
  8. #define EEPROM_H_
  9. #define EEPROM_M24C08_ID 0xA0
  10. #define EEPROM_Block0_ADDRESS EEPROM_M24C08_ID
  11. #define EEPROM_ATT_BASE 0x0000 + 96
  12. #if 1 // PYJ.2020.04.25_BEGIN --
  13. #define EEPROM_ATT_DL1_TABLE_ADDRESDS (( EEPROM_ATT_BASE + (sizeof(ATT_TABLE_st)) ) & 0xFFFF) //128
  14. #define EEPROM_ATT_DL2_TABLE_ADDRESDS (( EEPROM_ATT_DL1_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  15. #define EEPROM_ATT_DL3_TABLE_ADDRESDS (( EEPROM_ATT_DL2_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  16. #define EEPROM_ATT_DL4_TABLE_ADDRESDS (( EEPROM_ATT_DL3_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  17. #define EEPROM_ATT_UL1_TABLE_ADDRESDS (( EEPROM_ATT_DL4_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  18. #define EEPROM_ATT_UL2_TABLE_ADDRESDS (( EEPROM_ATT_UL1_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  19. #define EEPROM_ATT_UL3_TABLE_ADDRESDS (( EEPROM_ATT_UL2_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  20. #define EEPROM_ATT_UL4_TABLE_ADDRESDS (( EEPROM_ATT_UL3_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)//128
  21. #define EEPROM_DET_DL1_TABLE_ADDRESDS (( EEPROM_ATT_UL4_TABLE_ADDRESDS + (sizeof(DET_TABLEDL_st))) & 0xFFFF)
  22. #define EEPROM_DET_DL2_TABLE_ADDRESDS (( EEPROM_DET_DL1_TABLE_ADDRESDS + (sizeof(DET_TABLEDL_st))) & 0xFFFF)
  23. #define EEPROM_DET_DL3_TABLE_ADDRESDS (( EEPROM_DET_DL2_TABLE_ADDRESDS + (sizeof(DET_TABLEDL_st))) & 0xFFFF)
  24. #define EEPROM_DET_DL4_TABLE_ADDRESDS (( EEPROM_DET_DL3_TABLE_ADDRESDS + (sizeof(DET_TABLEDL_st))) & 0xFFFF)
  25. #define EEPROM_DET_UL1_TABLE_ADDRESDS (( EEPROM_DET_DL4_TABLE_ADDRESDS + (sizeof(DET_TABLEUL_st))) & 0xFFFF)
  26. #define EEPROM_DET_UL2_TABLE_ADDRESDS (( EEPROM_DET_UL1_TABLE_ADDRESDS + (sizeof(DET_TABLEUL_st))) & 0xFFFF)
  27. #define EEPROM_DET_UL3_TABLE_ADDRESDS (( EEPROM_DET_UL2_TABLE_ADDRESDS + (sizeof(DET_TABLEUL_st))) & 0xFFFF)
  28. #define EEPROM_DET_UL4_TABLE_ADDRESDS (( EEPROM_DET_UL3_TABLE_ADDRESDS + (sizeof(DET_TABLEUL_st))) & 0xFFFF)
  29. #define EEPROM_TEMP_DL1_TABLE_ADDRESDS (( EEPROM_DET_UL4_TABLE_ADDRESDS + (sizeof(TEMP_TABLE_st))) & 0xFFFF)
  30. #define EEPROM_TEMP_DL2_TABLE_ADDRESDS (( EEPROM_TEMP_DL1_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  31. #define EEPROM_TEMP_DL3_TABLE_ADDRESDS (( EEPROM_TEMP_DL2_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  32. #define EEPROM_TEMP_DL4_TABLE_ADDRESDS (( EEPROM_TEMP_DL3_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  33. #define EEPROM_TEMP_UL1_TABLE_ADDRESDS (( EEPROM_TEMP_DL4_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  34. #define EEPROM_TEMP_UL2_TABLE_ADDRESDS (( EEPROM_TEMP_UL1_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  35. #define EEPROM_TEMP_UL3_TABLE_ADDRESDS (( EEPROM_TEMP_UL2_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  36. #define EEPROM_TEMP_UL4_TABLE_ADDRESDS (( EEPROM_TEMP_UL3_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  37. #define EEPROM_USER_ATTEN_VALUE_ADDRESDS (( EEPROM_TEMP_UL4_TABLE_ADDRESDS +( sizeof(USER_ATTEN_st)+16)) & 0xFFFF)
  38. #define EEPROM_WINDOW_STATUS_ADDRESDS ((EEPROM_USER_ATTEN_VALUE_ADDRESDS + (sizeof(BLUESTATUS_st))) & 0xFFFF) //96byte
  39. #else
  40. #define EEPROM_WINDOW_STATUS_ADDRESDS ((EEPROM_ATT_BASE + (sizeof(BLUESTATUS_st))) & 0xFFFF) //96byte
  41. #define EEPROM_ATT_DL1_TABLE_ADDRESDS (( EEPROM_WINDOW_STATUS_ADDRESDS + (sizeof(ATT_TABLE_st)) )& 0xFFFF) //128
  42. #define EEPROM_ATT_DL2_TABLE_ADDRESDS (( EEPROM_ATT_DL1_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  43. #define EEPROM_ATT_DL3_TABLE_ADDRESDS (( EEPROM_ATT_DL2_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  44. #define EEPROM_ATT_DL4_TABLE_ADDRESDS (( EEPROM_ATT_DL3_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  45. #define EEPROM_ATT_UL1_TABLE_ADDRESDS (( EEPROM_ATT_DL4_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  46. #define EEPROM_ATT_UL2_TABLE_ADDRESDS (( EEPROM_ATT_UL1_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  47. #define EEPROM_ATT_UL3_TABLE_ADDRESDS (( EEPROM_ATT_UL2_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)
  48. #define EEPROM_ATT_UL4_TABLE_ADDRESDS (( EEPROM_ATT_UL3_TABLE_ADDRESDS + (sizeof(ATT_TABLE_st)) ) & 0xFFFF)//128
  49. #define EEPROM_DET_DL1_TABLE_ADDRESDS (( EEPROM_ATT_UL4_TABLE_ADDRESDS + (sizeof(DET_TABLEDL_st))) & 0xFFFF)
  50. #define EEPROM_DET_DL2_TABLE_ADDRESDS (( EEPROM_DET_DL1_TABLE_ADDRESDS + (sizeof(DET_TABLEDL_st))) & 0xFFFF)
  51. #define EEPROM_DET_DL3_TABLE_ADDRESDS (( EEPROM_DET_DL2_TABLE_ADDRESDS + (sizeof(DET_TABLEDL_st))) & 0xFFFF)
  52. #define EEPROM_DET_DL4_TABLE_ADDRESDS (( EEPROM_DET_DL3_TABLE_ADDRESDS + (sizeof(DET_TABLEDL_st))) & 0xFFFF)
  53. #define EEPROM_DET_UL1_TABLE_ADDRESDS (( EEPROM_DET_DL4_TABLE_ADDRESDS + (sizeof(DET_TABLEUL_st))) & 0xFFFF)
  54. #define EEPROM_DET_UL2_TABLE_ADDRESDS (( EEPROM_DET_UL1_TABLE_ADDRESDS + (sizeof(DET_TABLEUL_st))) & 0xFFFF)
  55. #define EEPROM_DET_UL3_TABLE_ADDRESDS (( EEPROM_DET_UL2_TABLE_ADDRESDS + (sizeof(DET_TABLEUL_st))) & 0xFFFF)
  56. #define EEPROM_DET_UL4_TABLE_ADDRESDS (( EEPROM_DET_UL3_TABLE_ADDRESDS + (sizeof(DET_TABLEUL_st))) & 0xFFFF)
  57. #define EEPROM_TEMP_DL1_TABLE_ADDRESDS (( EEPROM_DET_UL4_TABLE_ADDRESDS + (sizeof(TEMP_TABLE_st))) & 0xFFFF)
  58. #define EEPROM_TEMP_DL2_TABLE_ADDRESDS (( EEPROM_TEMP_DL1_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  59. #define EEPROM_TEMP_DL3_TABLE_ADDRESDS (( EEPROM_TEMP_DL2_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  60. #define EEPROM_TEMP_DL4_TABLE_ADDRESDS (( EEPROM_TEMP_DL3_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  61. #define EEPROM_TEMP_UL1_TABLE_ADDRESDS (( EEPROM_TEMP_DL4_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  62. #define EEPROM_TEMP_UL2_TABLE_ADDRESDS (( EEPROM_TEMP_UL1_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  63. #define EEPROM_TEMP_UL3_TABLE_ADDRESDS (( EEPROM_TEMP_UL2_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  64. #define EEPROM_TEMP_UL4_TABLE_ADDRESDS (( EEPROM_TEMP_UL3_TABLE_ADDRESDS +( sizeof(TEMP_TABLE_st))) & 0xFFFF)
  65. #endif // PYJ.2020.04.25_END --
  66. #define MAKE_ADDRESS(_addr, _e2) ((uint8_t)EEPROM_M24C08_ADDR | \
  67. ((_e2) ? EEPROM_M24C08_ADDR_E2 : 0) | \
  68. ((uint8_t)((_addr) >> 7) & EEPROM_M24C08_BYTE_ADDR_H))
  69. #define EEPROM_M24C08_ADDR 0xA0 //!< M24C08 device identifier
  70. #define EEPROM_M24C08_ADDR_E2 0x08 //!< M24C08 E2 address bit
  71. #define EEPROM_M24C08_BYTE_ADDR_H 0x06
  72. HAL_StatusTypeDef EEPROM_M24C08_Read(uint8_t devid,uint16_t Address,uint8_t* data,uint16_t size);
  73. HAL_StatusTypeDef EEPROM_M24C08_write(uint8_t devid,uint16_t Address,uint8_t* data,uint16_t size);
  74. HAL_StatusTypeDef EEPROM_M24C08_ByteRead(uint16_t devid,uint16_t Address,uint8_t* data,uint8_t size);
  75. HAL_StatusTypeDef EEPROM_M24C08_Bytewrite(uint16_t devid,uint16_t Address,uint8_t* data,uint8_t size);
  76. HAL_StatusTypeDef EEPROM_M24C08_Zerowrite(uint8_t devid,uint16_t Address);
  77. void EEPROM_M24C08_Init(void);
  78. // Exported type definitions --------------------------------------------------
  79. /**
  80. * The possible states the EEPROM driver can be in.
  81. */
  82. typedef enum
  83. {
  84. EE_UNINIT = 0, //!< Driver has not been initialized
  85. EE_IDLE, //!< Driver has been initialized and is ready to start a transfer
  86. EE_FINISH, //!< Driver has finished with a transfer
  87. EE_READ, //!< Driver is doing a read operation
  88. EE_WRITE_SEND, //!< Driver is writing data
  89. EE_WRITE_WAIT //!< Driver is waiting for the EEPROM to finish a write cycle
  90. } EEPROM_Status;
  91. /**
  92. * The possible outcomes of an operation.
  93. */
  94. typedef enum
  95. {
  96. EE_OK = 0, //!< Indicates success
  97. EE_BUSY, //!< Indicates that the driver is currently busy doing a transfer
  98. EE_ERROR //!< Indicates an error condition
  99. } EEPROM_Error;
  100. /**
  101. * Contains static configuration for the board such as populated peripherals, fitted resistor values and Ethernet MAC
  102. * address, that are stored on the EEPROM.
  103. */
  104. // Macros ---------------------------------------------------------------------
  105. #ifndef LOBYTE
  106. #define LOBYTE(x) ((uint8_t)(x & 0x00FF))
  107. #endif
  108. #ifndef HIBYTE
  109. #define HIBYTE(x) ((uint8_t)((x & 0xFF00) >> 8))
  110. #endif
  111. #define MAKE_ADDRESS(_addr, _e2) ((uint8_t)EEPROM_M24C08_ADDR | \
  112. ((_e2) ? EEPROM_M24C08_ADDR_E2 : 0) | \
  113. ((uint8_t)((_addr) >> 7) & EEPROM_M24C08_BYTE_ADDR_H))
  114. // Constants ------------------------------------------------------------------
  115. /**
  116. * @defgroup EEPROM_M24C08_ADDRESS M24C08 Address definitions
  117. *
  118. * The address byte that is sent to an M24C08 consists of 4 parts:
  119. * + The device identifier {@link EEPROM_M24C08_ADDR} (4 bits)
  120. * + An address bit {@link EEPROM_M24C08_ADDR_E2} that is either set or not, depending on the value of the `E2` pin on
  121. * the M24C08 device
  122. * + The two most significant bits of the memory address to be read/written {@link EEPROM_M24C08_BYTE_ADDR_H}
  123. * + The standard I2C read/write bit
  124. * @{
  125. */
  126. #define EEPROM_M24C08_ADDR 0xA0 //!< M24C08 device identifier
  127. #define EEPROM_M24C08_ADDR_E2 0x08 //!< M24C08 E2 address bit
  128. /**
  129. * Bitmask for the M24C08 I2C Address bits that are used for the high byte of the memory address. The address bits are
  130. * either the high byte shifted left by one or the 16 bit address shifted right by 7 and then masked.
  131. */
  132. #define EEPROM_M24C08_BYTE_ADDR_H 0x06
  133. /** @} */
  134. /**
  135. * Timeout in ms for I2C communication
  136. */
  137. #define EEPROM_I2C_TIMEOUT 0x200
  138. /**
  139. * EEPROM size in bytes
  140. */
  141. #define EEPROM_SIZE 0x400
  142. /**
  143. * Mask for the page address, a page write can only write to addresses which have the same page address
  144. */
  145. #define EEPROM_PAGE_MASK 0x03F0
  146. /**
  147. * Page size of the EEPROM, only one page can be written at a time
  148. */
  149. #define EEPROM_PAGE_SIZE 0x10
  150. /**
  151. * Configuration data offset, that is the first address of the configuration data space
  152. */
  153. #define EEPROM_CONFIG_OFFSET 0
  154. /**
  155. * Size of the configuration data section in bytes
  156. */
  157. #define EEPROM_CONFIG_SIZE 128
  158. /**
  159. * Data offset, that is the first address for arbitrary data
  160. */
  161. #define EEPROM_DATA_OFFSET 0x80
  162. /**
  163. * Size of the data section in bytes, this is the EEPROM size minus the data offset
  164. */
  165. #define EEPROM_DATA_SIZE (EEPROM_SIZE - EEPROM_DATA_OFFSET)
  166. /**
  167. * Size of the settings buffer in bytes
  168. */
  169. #define EEPROM_SETTINGS_SIZE 64
  170. // Exported functions ---------------------------------------------------------
  171. // ----------------------------------------------------------------------------
  172. #endif /* EEPROM_H_ */