june9152
/
STM32F103ZET_JDASMBIC


			
							123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587
							
STM32F103_ATTEN_PLL_Zig.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030b0  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08003294  08003294  00013294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080033bc  080033bc  000133bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080033c0  080033c0  000133c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  080033c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000015a4  20000078  08003438  00020078  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  2000161c  08003438  0002161c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  9 .debug_info   00019237  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000037b1  00000000  00000000  000392d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000759e  00000000  00000000  0003ca85  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000af8  00000000  00000000  00044028  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e48  00000000  00000000  00044b20  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006d2b  00000000  00000000  00045968  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004090  00000000  00000000  0004c693  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00050723  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002648  00000000  00000000  000507a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000078 	.word	0x20000078
 8000200:	00000000 	.word	0x00000000
 8000204:	0800327c 	.word	0x0800327c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000007c 	.word	0x2000007c
 8000220:	0800327c 	.word	0x0800327c

08000224 <__aeabi_llsr>:
 8000224:	40d0      	lsrs	r0, r2
 8000226:	1c0b      	adds	r3, r1, #0
 8000228:	40d1      	lsrs	r1, r2
 800022a:	469c      	mov	ip, r3
 800022c:	3a20      	subs	r2, #32
 800022e:	40d3      	lsrs	r3, r2
 8000230:	4318      	orrs	r0, r3
 8000232:	4252      	negs	r2, r2
 8000234:	4663      	mov	r3, ip
 8000236:	4093      	lsls	r3, r2
 8000238:	4318      	orrs	r0, r3
 800023a:	4770      	bx	lr

0800023c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800023c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800023e:	4b0e      	ldr	r3, [pc, #56]	; (8000278 <HAL_InitTick+0x3c>)
{
 8000240:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000242:	7818      	ldrb	r0, [r3, #0]
 8000244:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000248:	fbb3 f3f0 	udiv	r3, r3, r0
 800024c:	4a0b      	ldr	r2, [pc, #44]	; (800027c <HAL_InitTick+0x40>)
 800024e:	6810      	ldr	r0, [r2, #0]
 8000250:	fbb0 f0f3 	udiv	r0, r0, r3
 8000254:	f000 f89e 	bl	8000394 <HAL_SYSTICK_Config>
 8000258:	4604      	mov	r4, r0
 800025a:	b958      	cbnz	r0, 8000274 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800025c:	2d0f      	cmp	r5, #15
 800025e:	d809      	bhi.n	8000274 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000260:	4602      	mov	r2, r0
 8000262:	4629      	mov	r1, r5
 8000264:	f04f 30ff 	mov.w	r0, #4294967295
 8000268:	f000 f854 	bl	8000314 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800026c:	4b04      	ldr	r3, [pc, #16]	; (8000280 <HAL_InitTick+0x44>)
 800026e:	4620      	mov	r0, r4
 8000270:	601d      	str	r5, [r3, #0]
 8000272:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000274:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000276:	bd38      	pop	{r3, r4, r5, pc}
 8000278:	20000000 	.word	0x20000000
 800027c:	2000000c 	.word	0x2000000c
 8000280:	20000004 	.word	0x20000004

08000284 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000284:	4a07      	ldr	r2, [pc, #28]	; (80002a4 <HAL_Init+0x20>)
{
 8000286:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000288:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800028a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800028c:	f043 0310 	orr.w	r3, r3, #16
 8000290:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000292:	f000 f82d 	bl	80002f0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000296:	2000      	movs	r0, #0
 8000298:	f7ff ffd0 	bl	800023c <HAL_InitTick>
  HAL_MspInit();
 800029c:	f001 fdda 	bl	8001e54 <HAL_MspInit>
}
 80002a0:	2000      	movs	r0, #0
 80002a2:	bd08      	pop	{r3, pc}
 80002a4:	40022000 	.word	0x40022000

080002a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80002a8:	4a03      	ldr	r2, [pc, #12]	; (80002b8 <HAL_IncTick+0x10>)
 80002aa:	4b04      	ldr	r3, [pc, #16]	; (80002bc <HAL_IncTick+0x14>)
 80002ac:	6811      	ldr	r1, [r2, #0]
 80002ae:	781b      	ldrb	r3, [r3, #0]
 80002b0:	440b      	add	r3, r1
 80002b2:	6013      	str	r3, [r2, #0]
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	200004c8 	.word	0x200004c8
 80002bc:	20000000 	.word	0x20000000

080002c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002c0:	4b01      	ldr	r3, [pc, #4]	; (80002c8 <HAL_GetTick+0x8>)
 80002c2:	6818      	ldr	r0, [r3, #0]
}
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	200004c8 	.word	0x200004c8

080002cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002cc:	b538      	push	{r3, r4, r5, lr}
 80002ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80002d0:	f7ff fff6 	bl	80002c0 <HAL_GetTick>
 80002d4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002d6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80002d8:	bf1e      	ittt	ne
 80002da:	4b04      	ldrne	r3, [pc, #16]	; (80002ec <HAL_Delay+0x20>)
 80002dc:	781b      	ldrbne	r3, [r3, #0]
 80002de:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80002e0:	f7ff ffee 	bl	80002c0 <HAL_GetTick>
 80002e4:	1b40      	subs	r0, r0, r5
 80002e6:	4284      	cmp	r4, r0
 80002e8:	d8fa      	bhi.n	80002e0 <HAL_Delay+0x14>
  {
  }
}
 80002ea:	bd38      	pop	{r3, r4, r5, pc}
 80002ec:	20000000 	.word	0x20000000

080002f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002f0:	4a07      	ldr	r2, [pc, #28]	; (8000310 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002f2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002f4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002f6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002fa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80002fe:	041b      	lsls	r3, r3, #16
 8000300:	0c1b      	lsrs	r3, r3, #16
 8000302:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000306:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800030a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800030c:	60d3      	str	r3, [r2, #12]
 800030e:	4770      	bx	lr
 8000310:	e000ed00 	.word	0xe000ed00

08000314 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000314:	4b17      	ldr	r3, [pc, #92]	; (8000374 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000316:	b530      	push	{r4, r5, lr}
 8000318:	68dc      	ldr	r4, [r3, #12]
 800031a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800031e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000322:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000324:	2b04      	cmp	r3, #4
 8000326:	bf28      	it	cs
 8000328:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800032a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800032c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000330:	bf98      	it	ls
 8000332:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000334:	fa05 f303 	lsl.w	r3, r5, r3
 8000338:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800033c:	bf88      	it	hi
 800033e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000340:	4019      	ands	r1, r3
 8000342:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000344:	fa05 f404 	lsl.w	r4, r5, r4
 8000348:	3c01      	subs	r4, #1
 800034a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800034c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800034e:	ea42 0201 	orr.w	r2, r2, r1
 8000352:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000356:	bfaf      	iteee	ge
 8000358:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800035c:	4b06      	ldrlt	r3, [pc, #24]	; (8000378 <HAL_NVIC_SetPriority+0x64>)
 800035e:	f000 000f 	andlt.w	r0, r0, #15
 8000362:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000364:	bfa5      	ittet	ge
 8000366:	b2d2      	uxtbge	r2, r2
 8000368:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800036c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800036e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000372:	bd30      	pop	{r4, r5, pc}
 8000374:	e000ed00 	.word	0xe000ed00
 8000378:	e000ed14 	.word	0xe000ed14

0800037c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800037c:	2301      	movs	r3, #1
 800037e:	0942      	lsrs	r2, r0, #5
 8000380:	f000 001f 	and.w	r0, r0, #31
 8000384:	fa03 f000 	lsl.w	r0, r3, r0
 8000388:	4b01      	ldr	r3, [pc, #4]	; (8000390 <HAL_NVIC_EnableIRQ+0x14>)
 800038a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800038e:	4770      	bx	lr
 8000390:	e000e100 	.word	0xe000e100

08000394 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000394:	3801      	subs	r0, #1
 8000396:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800039a:	d20a      	bcs.n	80003b2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800039c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800039e:	4b06      	ldr	r3, [pc, #24]	; (80003b8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003a0:	4a06      	ldr	r2, [pc, #24]	; (80003bc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003a2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003a4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003a8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003aa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003ac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003ae:	601a      	str	r2, [r3, #0]
 80003b0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80003b2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	e000e010 	.word	0xe000e010
 80003bc:	e000ed00 	.word	0xe000ed00

080003c0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80003c0:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80003c2:	2800      	cmp	r0, #0
 80003c4:	d032      	beq.n	800042c <HAL_DMA_Init+0x6c>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80003c6:	6801      	ldr	r1, [r0, #0]
 80003c8:	4b19      	ldr	r3, [pc, #100]	; (8000430 <HAL_DMA_Init+0x70>)
 80003ca:	2414      	movs	r4, #20
 80003cc:	4299      	cmp	r1, r3
 80003ce:	d825      	bhi.n	800041c <HAL_DMA_Init+0x5c>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80003d0:	4a18      	ldr	r2, [pc, #96]	; (8000434 <HAL_DMA_Init+0x74>)
    hdma->DmaBaseAddress = DMA1;
 80003d2:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80003d6:	440a      	add	r2, r1
 80003d8:	fbb2 f2f4 	udiv	r2, r2, r4
 80003dc:	0092      	lsls	r2, r2, #2
 80003de:	6402      	str	r2, [r0, #64]	; 0x40
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80003e0:	6884      	ldr	r4, [r0, #8]
    hdma->DmaBaseAddress = DMA2;
 80003e2:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 80003e4:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 80003e6:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 80003e8:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80003ea:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80003ec:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80003f0:	4323      	orrs	r3, r4
 80003f2:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80003f4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80003f8:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80003fa:	6944      	ldr	r4, [r0, #20]
 80003fc:	4323      	orrs	r3, r4
 80003fe:	6984      	ldr	r4, [r0, #24]
 8000400:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000402:	69c4      	ldr	r4, [r0, #28]
 8000404:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000406:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000408:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800040a:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800040c:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 800040e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000412:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000414:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8000418:	4618      	mov	r0, r3
 800041a:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800041c:	4b06      	ldr	r3, [pc, #24]	; (8000438 <HAL_DMA_Init+0x78>)
 800041e:	440b      	add	r3, r1
 8000420:	fbb3 f3f4 	udiv	r3, r3, r4
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8000428:	4b04      	ldr	r3, [pc, #16]	; (800043c <HAL_DMA_Init+0x7c>)
 800042a:	e7d9      	b.n	80003e0 <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 800042c:	2001      	movs	r0, #1
}
 800042e:	bd10      	pop	{r4, pc}
 8000430:	40020407 	.word	0x40020407
 8000434:	bffdfff8 	.word	0xbffdfff8
 8000438:	bffdfbf8 	.word	0xbffdfbf8
 800043c:	40020400 	.word	0x40020400

08000440 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000440:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000442:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000446:	2c01      	cmp	r4, #1
 8000448:	d035      	beq.n	80004b6 <HAL_DMA_Start_IT+0x76>
 800044a:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800044c:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000450:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000454:	42a5      	cmp	r5, r4
 8000456:	f04f 0600 	mov.w	r6, #0
 800045a:	f04f 0402 	mov.w	r4, #2
 800045e:	d128      	bne.n	80004b2 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000460:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000464:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000466:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000468:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800046a:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 800046c:	f026 0601 	bic.w	r6, r6, #1
 8000470:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000472:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000474:	40bd      	lsls	r5, r7
 8000476:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000478:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800047a:	6843      	ldr	r3, [r0, #4]
 800047c:	6805      	ldr	r5, [r0, #0]
 800047e:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8000480:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000482:	bf0b      	itete	eq
 8000484:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000486:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000488:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800048a:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 800048c:	b14b      	cbz	r3, 80004a2 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800048e:	6823      	ldr	r3, [r4, #0]
 8000490:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000494:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000496:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000498:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800049a:	f043 0301 	orr.w	r3, r3, #1
 800049e:	602b      	str	r3, [r5, #0]
 80004a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80004a2:	6823      	ldr	r3, [r4, #0]
 80004a4:	f023 0304 	bic.w	r3, r3, #4
 80004a8:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80004aa:	6823      	ldr	r3, [r4, #0]
 80004ac:	f043 030a 	orr.w	r3, r3, #10
 80004b0:	e7f0      	b.n	8000494 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80004b2:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80004b6:	2002      	movs	r0, #2
}
 80004b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080004bc <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80004bc:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80004c0:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80004c2:	2b02      	cmp	r3, #2
 80004c4:	d003      	beq.n	80004ce <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80004c6:	2304      	movs	r3, #4
 80004c8:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80004ca:	2001      	movs	r0, #1
 80004cc:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80004ce:	6803      	ldr	r3, [r0, #0]
 80004d0:	681a      	ldr	r2, [r3, #0]
 80004d2:	f022 020e 	bic.w	r2, r2, #14
 80004d6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80004d8:	681a      	ldr	r2, [r3, #0]
 80004da:	f022 0201 	bic.w	r2, r2, #1
 80004de:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80004e0:	4a29      	ldr	r2, [pc, #164]	; (8000588 <HAL_DMA_Abort_IT+0xcc>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d924      	bls.n	8000530 <HAL_DMA_Abort_IT+0x74>
 80004e6:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80004ea:	4293      	cmp	r3, r2
 80004ec:	d019      	beq.n	8000522 <HAL_DMA_Abort_IT+0x66>
 80004ee:	3214      	adds	r2, #20
 80004f0:	4293      	cmp	r3, r2
 80004f2:	d018      	beq.n	8000526 <HAL_DMA_Abort_IT+0x6a>
 80004f4:	3214      	adds	r2, #20
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d017      	beq.n	800052a <HAL_DMA_Abort_IT+0x6e>
 80004fa:	3214      	adds	r2, #20
 80004fc:	4293      	cmp	r3, r2
 80004fe:	bf0c      	ite	eq
 8000500:	f44f 5380 	moveq.w	r3, #4096	; 0x1000
 8000504:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 8000508:	4a20      	ldr	r2, [pc, #128]	; (800058c <HAL_DMA_Abort_IT+0xd0>)
 800050a:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800050c:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 800050e:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8000510:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8000514:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000516:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800051a:	b39b      	cbz	r3, 8000584 <HAL_DMA_Abort_IT+0xc8>
      hdma->XferAbortCallback(hdma);
 800051c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800051e:	4620      	mov	r0, r4
 8000520:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000522:	2301      	movs	r3, #1
 8000524:	e7f0      	b.n	8000508 <HAL_DMA_Abort_IT+0x4c>
 8000526:	2310      	movs	r3, #16
 8000528:	e7ee      	b.n	8000508 <HAL_DMA_Abort_IT+0x4c>
 800052a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800052e:	e7eb      	b.n	8000508 <HAL_DMA_Abort_IT+0x4c>
 8000530:	4917      	ldr	r1, [pc, #92]	; (8000590 <HAL_DMA_Abort_IT+0xd4>)
 8000532:	428b      	cmp	r3, r1
 8000534:	d016      	beq.n	8000564 <HAL_DMA_Abort_IT+0xa8>
 8000536:	3114      	adds	r1, #20
 8000538:	428b      	cmp	r3, r1
 800053a:	d015      	beq.n	8000568 <HAL_DMA_Abort_IT+0xac>
 800053c:	3114      	adds	r1, #20
 800053e:	428b      	cmp	r3, r1
 8000540:	d014      	beq.n	800056c <HAL_DMA_Abort_IT+0xb0>
 8000542:	3114      	adds	r1, #20
 8000544:	428b      	cmp	r3, r1
 8000546:	d014      	beq.n	8000572 <HAL_DMA_Abort_IT+0xb6>
 8000548:	3114      	adds	r1, #20
 800054a:	428b      	cmp	r3, r1
 800054c:	d014      	beq.n	8000578 <HAL_DMA_Abort_IT+0xbc>
 800054e:	3114      	adds	r1, #20
 8000550:	428b      	cmp	r3, r1
 8000552:	d014      	beq.n	800057e <HAL_DMA_Abort_IT+0xc2>
 8000554:	4293      	cmp	r3, r2
 8000556:	bf14      	ite	ne
 8000558:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 800055c:	f04f 7380 	moveq.w	r3, #16777216	; 0x1000000
 8000560:	4a0c      	ldr	r2, [pc, #48]	; (8000594 <HAL_DMA_Abort_IT+0xd8>)
 8000562:	e7d2      	b.n	800050a <HAL_DMA_Abort_IT+0x4e>
 8000564:	2301      	movs	r3, #1
 8000566:	e7fb      	b.n	8000560 <HAL_DMA_Abort_IT+0xa4>
 8000568:	2310      	movs	r3, #16
 800056a:	e7f9      	b.n	8000560 <HAL_DMA_Abort_IT+0xa4>
 800056c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000570:	e7f6      	b.n	8000560 <HAL_DMA_Abort_IT+0xa4>
 8000572:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000576:	e7f3      	b.n	8000560 <HAL_DMA_Abort_IT+0xa4>
 8000578:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800057c:	e7f0      	b.n	8000560 <HAL_DMA_Abort_IT+0xa4>
 800057e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000582:	e7ed      	b.n	8000560 <HAL_DMA_Abort_IT+0xa4>
  HAL_StatusTypeDef status = HAL_OK;
 8000584:	4618      	mov	r0, r3
}
 8000586:	bd10      	pop	{r4, pc}
 8000588:	40020080 	.word	0x40020080
 800058c:	40020400 	.word	0x40020400
 8000590:	40020008 	.word	0x40020008
 8000594:	40020000 	.word	0x40020000

08000598 <HAL_DMA_IRQHandler>:
{
 8000598:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800059a:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800059c:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800059e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80005a0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80005a2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80005a4:	4095      	lsls	r5, r2
 80005a6:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80005a8:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80005aa:	d055      	beq.n	8000658 <HAL_DMA_IRQHandler+0xc0>
 80005ac:	074d      	lsls	r5, r1, #29
 80005ae:	d553      	bpl.n	8000658 <HAL_DMA_IRQHandler+0xc0>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80005b4:	bf5e      	ittt	pl
 80005b6:	681a      	ldrpl	r2, [r3, #0]
 80005b8:	f022 0204 	bicpl.w	r2, r2, #4
 80005bc:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80005be:	4a60      	ldr	r2, [pc, #384]	; (8000740 <HAL_DMA_IRQHandler+0x1a8>)
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d91f      	bls.n	8000604 <HAL_DMA_IRQHandler+0x6c>
 80005c4:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d014      	beq.n	80005f6 <HAL_DMA_IRQHandler+0x5e>
 80005cc:	3214      	adds	r2, #20
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d013      	beq.n	80005fa <HAL_DMA_IRQHandler+0x62>
 80005d2:	3214      	adds	r2, #20
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d012      	beq.n	80005fe <HAL_DMA_IRQHandler+0x66>
 80005d8:	3214      	adds	r2, #20
 80005da:	4293      	cmp	r3, r2
 80005dc:	bf0c      	ite	eq
 80005de:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 80005e2:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 80005e6:	4a57      	ldr	r2, [pc, #348]	; (8000744 <HAL_DMA_IRQHandler+0x1ac>)
 80005e8:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80005ea:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	f000 80a5 	beq.w	800073c <HAL_DMA_IRQHandler+0x1a4>
}
 80005f2:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80005f4:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80005f6:	2304      	movs	r3, #4
 80005f8:	e7f5      	b.n	80005e6 <HAL_DMA_IRQHandler+0x4e>
 80005fa:	2340      	movs	r3, #64	; 0x40
 80005fc:	e7f3      	b.n	80005e6 <HAL_DMA_IRQHandler+0x4e>
 80005fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000602:	e7f0      	b.n	80005e6 <HAL_DMA_IRQHandler+0x4e>
 8000604:	4950      	ldr	r1, [pc, #320]	; (8000748 <HAL_DMA_IRQHandler+0x1b0>)
 8000606:	428b      	cmp	r3, r1
 8000608:	d016      	beq.n	8000638 <HAL_DMA_IRQHandler+0xa0>
 800060a:	3114      	adds	r1, #20
 800060c:	428b      	cmp	r3, r1
 800060e:	d015      	beq.n	800063c <HAL_DMA_IRQHandler+0xa4>
 8000610:	3114      	adds	r1, #20
 8000612:	428b      	cmp	r3, r1
 8000614:	d014      	beq.n	8000640 <HAL_DMA_IRQHandler+0xa8>
 8000616:	3114      	adds	r1, #20
 8000618:	428b      	cmp	r3, r1
 800061a:	d014      	beq.n	8000646 <HAL_DMA_IRQHandler+0xae>
 800061c:	3114      	adds	r1, #20
 800061e:	428b      	cmp	r3, r1
 8000620:	d014      	beq.n	800064c <HAL_DMA_IRQHandler+0xb4>
 8000622:	3114      	adds	r1, #20
 8000624:	428b      	cmp	r3, r1
 8000626:	d014      	beq.n	8000652 <HAL_DMA_IRQHandler+0xba>
 8000628:	4293      	cmp	r3, r2
 800062a:	bf14      	ite	ne
 800062c:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8000630:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
 8000634:	4a45      	ldr	r2, [pc, #276]	; (800074c <HAL_DMA_IRQHandler+0x1b4>)
 8000636:	e7d7      	b.n	80005e8 <HAL_DMA_IRQHandler+0x50>
 8000638:	2304      	movs	r3, #4
 800063a:	e7fb      	b.n	8000634 <HAL_DMA_IRQHandler+0x9c>
 800063c:	2340      	movs	r3, #64	; 0x40
 800063e:	e7f9      	b.n	8000634 <HAL_DMA_IRQHandler+0x9c>
 8000640:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000644:	e7f6      	b.n	8000634 <HAL_DMA_IRQHandler+0x9c>
 8000646:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800064a:	e7f3      	b.n	8000634 <HAL_DMA_IRQHandler+0x9c>
 800064c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000650:	e7f0      	b.n	8000634 <HAL_DMA_IRQHandler+0x9c>
 8000652:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000656:	e7ed      	b.n	8000634 <HAL_DMA_IRQHandler+0x9c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000658:	2502      	movs	r5, #2
 800065a:	4095      	lsls	r5, r2
 800065c:	4225      	tst	r5, r4
 800065e:	d057      	beq.n	8000710 <HAL_DMA_IRQHandler+0x178>
 8000660:	078d      	lsls	r5, r1, #30
 8000662:	d555      	bpl.n	8000710 <HAL_DMA_IRQHandler+0x178>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	0694      	lsls	r4, r2, #26
 8000668:	d406      	bmi.n	8000678 <HAL_DMA_IRQHandler+0xe0>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800066a:	681a      	ldr	r2, [r3, #0]
 800066c:	f022 020a 	bic.w	r2, r2, #10
 8000670:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000672:	2201      	movs	r2, #1
 8000674:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000678:	4a31      	ldr	r2, [pc, #196]	; (8000740 <HAL_DMA_IRQHandler+0x1a8>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d91e      	bls.n	80006bc <HAL_DMA_IRQHandler+0x124>
 800067e:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000682:	4293      	cmp	r3, r2
 8000684:	d013      	beq.n	80006ae <HAL_DMA_IRQHandler+0x116>
 8000686:	3214      	adds	r2, #20
 8000688:	4293      	cmp	r3, r2
 800068a:	d012      	beq.n	80006b2 <HAL_DMA_IRQHandler+0x11a>
 800068c:	3214      	adds	r2, #20
 800068e:	4293      	cmp	r3, r2
 8000690:	d011      	beq.n	80006b6 <HAL_DMA_IRQHandler+0x11e>
 8000692:	3214      	adds	r2, #20
 8000694:	4293      	cmp	r3, r2
 8000696:	bf0c      	ite	eq
 8000698:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 800069c:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 80006a0:	4a28      	ldr	r2, [pc, #160]	; (8000744 <HAL_DMA_IRQHandler+0x1ac>)
 80006a2:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80006a4:	2300      	movs	r3, #0
 80006a6:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80006aa:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80006ac:	e79e      	b.n	80005ec <HAL_DMA_IRQHandler+0x54>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80006ae:	2302      	movs	r3, #2
 80006b0:	e7f6      	b.n	80006a0 <HAL_DMA_IRQHandler+0x108>
 80006b2:	2320      	movs	r3, #32
 80006b4:	e7f4      	b.n	80006a0 <HAL_DMA_IRQHandler+0x108>
 80006b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006ba:	e7f1      	b.n	80006a0 <HAL_DMA_IRQHandler+0x108>
 80006bc:	4922      	ldr	r1, [pc, #136]	; (8000748 <HAL_DMA_IRQHandler+0x1b0>)
 80006be:	428b      	cmp	r3, r1
 80006c0:	d016      	beq.n	80006f0 <HAL_DMA_IRQHandler+0x158>
 80006c2:	3114      	adds	r1, #20
 80006c4:	428b      	cmp	r3, r1
 80006c6:	d015      	beq.n	80006f4 <HAL_DMA_IRQHandler+0x15c>
 80006c8:	3114      	adds	r1, #20
 80006ca:	428b      	cmp	r3, r1
 80006cc:	d014      	beq.n	80006f8 <HAL_DMA_IRQHandler+0x160>
 80006ce:	3114      	adds	r1, #20
 80006d0:	428b      	cmp	r3, r1
 80006d2:	d014      	beq.n	80006fe <HAL_DMA_IRQHandler+0x166>
 80006d4:	3114      	adds	r1, #20
 80006d6:	428b      	cmp	r3, r1
 80006d8:	d014      	beq.n	8000704 <HAL_DMA_IRQHandler+0x16c>
 80006da:	3114      	adds	r1, #20
 80006dc:	428b      	cmp	r3, r1
 80006de:	d014      	beq.n	800070a <HAL_DMA_IRQHandler+0x172>
 80006e0:	4293      	cmp	r3, r2
 80006e2:	bf14      	ite	ne
 80006e4:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 80006e8:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80006ec:	4a17      	ldr	r2, [pc, #92]	; (800074c <HAL_DMA_IRQHandler+0x1b4>)
 80006ee:	e7d8      	b.n	80006a2 <HAL_DMA_IRQHandler+0x10a>
 80006f0:	2302      	movs	r3, #2
 80006f2:	e7fb      	b.n	80006ec <HAL_DMA_IRQHandler+0x154>
 80006f4:	2320      	movs	r3, #32
 80006f6:	e7f9      	b.n	80006ec <HAL_DMA_IRQHandler+0x154>
 80006f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006fc:	e7f6      	b.n	80006ec <HAL_DMA_IRQHandler+0x154>
 80006fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000702:	e7f3      	b.n	80006ec <HAL_DMA_IRQHandler+0x154>
 8000704:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000708:	e7f0      	b.n	80006ec <HAL_DMA_IRQHandler+0x154>
 800070a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800070e:	e7ed      	b.n	80006ec <HAL_DMA_IRQHandler+0x154>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000710:	2508      	movs	r5, #8
 8000712:	4095      	lsls	r5, r2
 8000714:	4225      	tst	r5, r4
 8000716:	d011      	beq.n	800073c <HAL_DMA_IRQHandler+0x1a4>
 8000718:	0709      	lsls	r1, r1, #28
 800071a:	d50f      	bpl.n	800073c <HAL_DMA_IRQHandler+0x1a4>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800071c:	6819      	ldr	r1, [r3, #0]
 800071e:	f021 010e 	bic.w	r1, r1, #14
 8000722:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000724:	2301      	movs	r3, #1
 8000726:	fa03 f202 	lsl.w	r2, r3, r2
 800072a:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800072c:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800072e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000732:	2300      	movs	r3, #0
 8000734:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000738:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800073a:	e757      	b.n	80005ec <HAL_DMA_IRQHandler+0x54>
}
 800073c:	bc70      	pop	{r4, r5, r6}
 800073e:	4770      	bx	lr
 8000740:	40020080 	.word	0x40020080
 8000744:	40020400 	.word	0x40020400
 8000748:	40020008 	.word	0x40020008
 800074c:	40020000 	.word	0x40020000

08000750 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000750:	4a11      	ldr	r2, [pc, #68]	; (8000798 <FLASH_SetErrorCode+0x48>)
 8000752:	68d3      	ldr	r3, [r2, #12]
 8000754:	f013 0310 	ands.w	r3, r3, #16
 8000758:	d005      	beq.n	8000766 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800075a:	4910      	ldr	r1, [pc, #64]	; (800079c <FLASH_SetErrorCode+0x4c>)
 800075c:	69cb      	ldr	r3, [r1, #28]
 800075e:	f043 0302 	orr.w	r3, r3, #2
 8000762:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8000764:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000766:	68d2      	ldr	r2, [r2, #12]
 8000768:	0750      	lsls	r0, r2, #29
 800076a:	d506      	bpl.n	800077a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800076c:	490b      	ldr	r1, [pc, #44]	; (800079c <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800076e:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000772:	69ca      	ldr	r2, [r1, #28]
 8000774:	f042 0201 	orr.w	r2, r2, #1
 8000778:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800077a:	4a07      	ldr	r2, [pc, #28]	; (8000798 <FLASH_SetErrorCode+0x48>)
 800077c:	69d1      	ldr	r1, [r2, #28]
 800077e:	07c9      	lsls	r1, r1, #31
 8000780:	d508      	bpl.n	8000794 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8000782:	4806      	ldr	r0, [pc, #24]	; (800079c <FLASH_SetErrorCode+0x4c>)
 8000784:	69c1      	ldr	r1, [r0, #28]
 8000786:	f041 0104 	orr.w	r1, r1, #4
 800078a:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800078c:	69d1      	ldr	r1, [r2, #28]
 800078e:	f021 0101 	bic.w	r1, r1, #1
 8000792:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000794:	60d3      	str	r3, [r2, #12]
 8000796:	4770      	bx	lr
 8000798:	40022000 	.word	0x40022000
 800079c:	200004d0 	.word	0x200004d0

080007a0 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <HAL_FLASH_Unlock+0x1c>)
 80007a2:	6918      	ldr	r0, [r3, #16]
 80007a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80007a8:	d007      	beq.n	80007ba <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80007aa:	4a05      	ldr	r2, [pc, #20]	; (80007c0 <HAL_FLASH_Unlock+0x20>)
 80007ac:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80007ae:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80007b2:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80007b4:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 80007b6:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 80007ba:	4770      	bx	lr
 80007bc:	40022000 	.word	0x40022000
 80007c0:	45670123 	.word	0x45670123

080007c4 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80007c4:	4a03      	ldr	r2, [pc, #12]	; (80007d4 <HAL_FLASH_Lock+0x10>)
}
 80007c6:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80007c8:	6913      	ldr	r3, [r2, #16]
 80007ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007ce:	6113      	str	r3, [r2, #16]
}
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	40022000 	.word	0x40022000

080007d8 <FLASH_WaitForLastOperation>:
{
 80007d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007da:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 80007dc:	f7ff fd70 	bl	80002c0 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80007e0:	4c11      	ldr	r4, [pc, #68]	; (8000828 <FLASH_WaitForLastOperation+0x50>)
  uint32_t tickstart = HAL_GetTick();
 80007e2:	4607      	mov	r7, r0
 80007e4:	4625      	mov	r5, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80007e6:	68e3      	ldr	r3, [r4, #12]
 80007e8:	07d8      	lsls	r0, r3, #31
 80007ea:	d412      	bmi.n	8000812 <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80007ec:	68e3      	ldr	r3, [r4, #12]
 80007ee:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80007f0:	bf44      	itt	mi
 80007f2:	2320      	movmi	r3, #32
 80007f4:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80007f6:	68eb      	ldr	r3, [r5, #12]
 80007f8:	06da      	lsls	r2, r3, #27
 80007fa:	d406      	bmi.n	800080a <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80007fc:	69eb      	ldr	r3, [r5, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80007fe:	07db      	lsls	r3, r3, #31
 8000800:	d403      	bmi.n	800080a <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000802:	68e8      	ldr	r0, [r5, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000804:	f010 0004 	ands.w	r0, r0, #4
 8000808:	d002      	beq.n	8000810 <FLASH_WaitForLastOperation+0x38>
    FLASH_SetErrorCode();
 800080a:	f7ff ffa1 	bl	8000750 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800080e:	2001      	movs	r0, #1
}
 8000810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000812:	1c73      	adds	r3, r6, #1
 8000814:	d0e7      	beq.n	80007e6 <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000816:	b90e      	cbnz	r6, 800081c <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 8000818:	2003      	movs	r0, #3
 800081a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800081c:	f7ff fd50 	bl	80002c0 <HAL_GetTick>
 8000820:	1bc0      	subs	r0, r0, r7
 8000822:	4286      	cmp	r6, r0
 8000824:	d2df      	bcs.n	80007e6 <FLASH_WaitForLastOperation+0xe>
 8000826:	e7f7      	b.n	8000818 <FLASH_WaitForLastOperation+0x40>
 8000828:	40022000 	.word	0x40022000

0800082c <HAL_FLASH_Program>:
{
 800082c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 8000830:	4c1f      	ldr	r4, [pc, #124]	; (80008b0 <HAL_FLASH_Program+0x84>)
{
 8000832:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 8000834:	7e23      	ldrb	r3, [r4, #24]
{
 8000836:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 8000838:	2b01      	cmp	r3, #1
{
 800083a:	460f      	mov	r7, r1
 800083c:	4690      	mov	r8, r2
  __HAL_LOCK(&pFlash);
 800083e:	d033      	beq.n	80008a8 <HAL_FLASH_Program+0x7c>
 8000840:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000842:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8000846:	7623      	strb	r3, [r4, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000848:	f7ff ffc6 	bl	80007d8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800084c:	bb40      	cbnz	r0, 80008a0 <HAL_FLASH_Program+0x74>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800084e:	2d01      	cmp	r5, #1
 8000850:	d003      	beq.n	800085a <HAL_FLASH_Program+0x2e>
      nbiterations = 4U;
 8000852:	2d02      	cmp	r5, #2
 8000854:	bf0c      	ite	eq
 8000856:	2502      	moveq	r5, #2
 8000858:	2504      	movne	r5, #4
 800085a:	2600      	movs	r6, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800085c:	46b2      	mov	sl, r6
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800085e:	f8df b054 	ldr.w	fp, [pc, #84]	; 80008b4 <HAL_FLASH_Program+0x88>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000862:	0132      	lsls	r2, r6, #4
 8000864:	4640      	mov	r0, r8
 8000866:	4649      	mov	r1, r9
 8000868:	f7ff fcdc 	bl	8000224 <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800086c:	f8c4 a01c 	str.w	sl, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000870:	f8db 3010 	ldr.w	r3, [fp, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000874:	b280      	uxth	r0, r0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000876:	f043 0301 	orr.w	r3, r3, #1
 800087a:	f8cb 3010 	str.w	r3, [fp, #16]
  *(__IO uint16_t*)Address = Data;
 800087e:	f827 0016 	strh.w	r0, [r7, r6, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000882:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000886:	f7ff ffa7 	bl	80007d8 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800088a:	f8db 3010 	ldr.w	r3, [fp, #16]
 800088e:	f023 0301 	bic.w	r3, r3, #1
 8000892:	f8cb 3010 	str.w	r3, [fp, #16]
      if (status != HAL_OK)
 8000896:	b918      	cbnz	r0, 80008a0 <HAL_FLASH_Program+0x74>
 8000898:	3601      	adds	r6, #1
    for (index = 0U; index < nbiterations; index++)
 800089a:	b2f3      	uxtb	r3, r6
 800089c:	429d      	cmp	r5, r3
 800089e:	d8e0      	bhi.n	8000862 <HAL_FLASH_Program+0x36>
  __HAL_UNLOCK(&pFlash);
 80008a0:	2300      	movs	r3, #0
 80008a2:	7623      	strb	r3, [r4, #24]
  return status;
 80008a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 80008a8:	2002      	movs	r0, #2
}
 80008aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008ae:	bf00      	nop
 80008b0:	200004d0 	.word	0x200004d0
 80008b4:	40022000 	.word	0x40022000

080008b8 <FLASH_MassErase.isra.0>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80008b8:	2200      	movs	r2, #0
 80008ba:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <FLASH_MassErase.isra.0+0x1c>)
 80008bc:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80008be:	4b06      	ldr	r3, [pc, #24]	; (80008d8 <FLASH_MassErase.isra.0+0x20>)
 80008c0:	691a      	ldr	r2, [r3, #16]
 80008c2:	f042 0204 	orr.w	r2, r2, #4
 80008c6:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80008c8:	691a      	ldr	r2, [r3, #16]
 80008ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80008ce:	611a      	str	r2, [r3, #16]
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	200004d0 	.word	0x200004d0
 80008d8:	40022000 	.word	0x40022000

080008dc <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80008dc:	2200      	movs	r2, #0
 80008de:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <FLASH_PageErase+0x1c>)
 80008e0:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80008e2:	4b06      	ldr	r3, [pc, #24]	; (80008fc <FLASH_PageErase+0x20>)
 80008e4:	691a      	ldr	r2, [r3, #16]
 80008e6:	f042 0202 	orr.w	r2, r2, #2
 80008ea:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80008ec:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80008ee:	691a      	ldr	r2, [r3, #16]
 80008f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80008f4:	611a      	str	r2, [r3, #16]
 80008f6:	4770      	bx	lr
 80008f8:	200004d0 	.word	0x200004d0
 80008fc:	40022000 	.word	0x40022000

08000900 <HAL_FLASHEx_Erase>:
{
 8000900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8000904:	4d23      	ldr	r5, [pc, #140]	; (8000994 <HAL_FLASHEx_Erase+0x94>)
{
 8000906:	4607      	mov	r7, r0
  __HAL_LOCK(&pFlash);
 8000908:	7e2b      	ldrb	r3, [r5, #24]
{
 800090a:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800090c:	2b01      	cmp	r3, #1
 800090e:	d03d      	beq.n	800098c <HAL_FLASHEx_Erase+0x8c>
 8000910:	2401      	movs	r4, #1
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000912:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(&pFlash);
 8000914:	762c      	strb	r4, [r5, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000916:	2b02      	cmp	r3, #2
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000918:	f24c 3050 	movw	r0, #50000	; 0xc350
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800091c:	d113      	bne.n	8000946 <HAL_FLASHEx_Erase+0x46>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800091e:	f7ff ff5b 	bl	80007d8 <FLASH_WaitForLastOperation>
 8000922:	b120      	cbz	r0, 800092e <HAL_FLASHEx_Erase+0x2e>
  HAL_StatusTypeDef status = HAL_ERROR;
 8000924:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8000926:	2300      	movs	r3, #0
 8000928:	762b      	strb	r3, [r5, #24]
  return status;
 800092a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_MassErase(FLASH_BANK_1);
 800092e:	f7ff ffc3 	bl	80008b8 <FLASH_MassErase.isra.0>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000932:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000936:	f7ff ff4f 	bl	80007d8 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800093a:	4a17      	ldr	r2, [pc, #92]	; (8000998 <HAL_FLASHEx_Erase+0x98>)
 800093c:	6913      	ldr	r3, [r2, #16]
 800093e:	f023 0304 	bic.w	r3, r3, #4
 8000942:	6113      	str	r3, [r2, #16]
 8000944:	e7ef      	b.n	8000926 <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000946:	f7ff ff47 	bl	80007d8 <FLASH_WaitForLastOperation>
 800094a:	2800      	cmp	r0, #0
 800094c:	d1ea      	bne.n	8000924 <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 800094e:	f04f 33ff 	mov.w	r3, #4294967295
 8000952:	f8c8 3000 	str.w	r3, [r8]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000956:	4620      	mov	r0, r4
        for(address = pEraseInit->PageAddress;
 8000958:	68be      	ldr	r6, [r7, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800095a:	4c0f      	ldr	r4, [pc, #60]	; (8000998 <HAL_FLASHEx_Erase+0x98>)
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800095c:	68fa      	ldr	r2, [r7, #12]
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
        for(address = pEraseInit->PageAddress;
 8000964:	429e      	cmp	r6, r3
 8000966:	d2de      	bcs.n	8000926 <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8000968:	4630      	mov	r0, r6
 800096a:	f7ff ffb7 	bl	80008dc <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800096e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000972:	f7ff ff31 	bl	80007d8 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000976:	6923      	ldr	r3, [r4, #16]
 8000978:	f023 0302 	bic.w	r3, r3, #2
 800097c:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 800097e:	b110      	cbz	r0, 8000986 <HAL_FLASHEx_Erase+0x86>
            *PageError = address;
 8000980:	f8c8 6000 	str.w	r6, [r8]
            break;
 8000984:	e7cf      	b.n	8000926 <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8000986:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800098a:	e7e7      	b.n	800095c <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 800098c:	2002      	movs	r0, #2
}
 800098e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000992:	bf00      	nop
 8000994:	200004d0 	.word	0x200004d0
 8000998:	40022000 	.word	0x40022000

0800099c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800099c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80009a0:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80009a2:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009a4:	4f6c      	ldr	r7, [pc, #432]	; (8000b58 <HAL_GPIO_Init+0x1bc>)
 80009a6:	4b6d      	ldr	r3, [pc, #436]	; (8000b5c <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009a8:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8000b64 <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 80009ac:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8000b68 <HAL_GPIO_Init+0x1cc>
    ioposition = (0x01U << position);
 80009b0:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009b4:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80009b6:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009ba:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80009be:	45a0      	cmp	r8, r4
 80009c0:	f040 8085 	bne.w	8000ace <HAL_GPIO_Init+0x132>
      switch (GPIO_Init->Mode)
 80009c4:	684d      	ldr	r5, [r1, #4]
 80009c6:	2d12      	cmp	r5, #18
 80009c8:	f000 80b7 	beq.w	8000b3a <HAL_GPIO_Init+0x19e>
 80009cc:	f200 808d 	bhi.w	8000aea <HAL_GPIO_Init+0x14e>
 80009d0:	2d02      	cmp	r5, #2
 80009d2:	f000 80af 	beq.w	8000b34 <HAL_GPIO_Init+0x198>
 80009d6:	f200 8081 	bhi.w	8000adc <HAL_GPIO_Init+0x140>
 80009da:	2d00      	cmp	r5, #0
 80009dc:	f000 8091 	beq.w	8000b02 <HAL_GPIO_Init+0x166>
 80009e0:	2d01      	cmp	r5, #1
 80009e2:	f000 80a5 	beq.w	8000b30 <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009e6:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009ea:	2cff      	cmp	r4, #255	; 0xff
 80009ec:	bf93      	iteet	ls
 80009ee:	4682      	movls	sl, r0
 80009f0:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80009f4:	3d08      	subhi	r5, #8
 80009f6:	f8d0 b000 	ldrls.w	fp, [r0]
 80009fa:	bf92      	itee	ls
 80009fc:	00b5      	lslls	r5, r6, #2
 80009fe:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000a02:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a04:	fa09 f805 	lsl.w	r8, r9, r5
 8000a08:	ea2b 0808 	bic.w	r8, fp, r8
 8000a0c:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a10:	bf88      	it	hi
 8000a12:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a16:	ea48 0505 	orr.w	r5, r8, r5
 8000a1a:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a1e:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000a22:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000a26:	d052      	beq.n	8000ace <HAL_GPIO_Init+0x132>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a28:	69bd      	ldr	r5, [r7, #24]
 8000a2a:	f026 0803 	bic.w	r8, r6, #3
 8000a2e:	f045 0501 	orr.w	r5, r5, #1
 8000a32:	61bd      	str	r5, [r7, #24]
 8000a34:	69bd      	ldr	r5, [r7, #24]
 8000a36:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000a3a:	f005 0501 	and.w	r5, r5, #1
 8000a3e:	9501      	str	r5, [sp, #4]
 8000a40:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000a44:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a48:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000a4a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000a4e:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000a52:	fa09 f90b 	lsl.w	r9, r9, fp
 8000a56:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a5a:	4d41      	ldr	r5, [pc, #260]	; (8000b60 <HAL_GPIO_Init+0x1c4>)
 8000a5c:	42a8      	cmp	r0, r5
 8000a5e:	d071      	beq.n	8000b44 <HAL_GPIO_Init+0x1a8>
 8000a60:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a64:	42a8      	cmp	r0, r5
 8000a66:	d06f      	beq.n	8000b48 <HAL_GPIO_Init+0x1ac>
 8000a68:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a6c:	42a8      	cmp	r0, r5
 8000a6e:	d06d      	beq.n	8000b4c <HAL_GPIO_Init+0x1b0>
 8000a70:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a74:	42a8      	cmp	r0, r5
 8000a76:	d06b      	beq.n	8000b50 <HAL_GPIO_Init+0x1b4>
 8000a78:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a7c:	42a8      	cmp	r0, r5
 8000a7e:	d069      	beq.n	8000b54 <HAL_GPIO_Init+0x1b8>
 8000a80:	4570      	cmp	r0, lr
 8000a82:	bf0c      	ite	eq
 8000a84:	2505      	moveq	r5, #5
 8000a86:	2506      	movne	r5, #6
 8000a88:	fa05 f50b 	lsl.w	r5, r5, fp
 8000a8c:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000a90:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a94:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a96:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000a9a:	bf14      	ite	ne
 8000a9c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a9e:	43a5      	biceq	r5, r4
 8000aa0:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000aa2:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aa4:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000aa8:	bf14      	ite	ne
 8000aaa:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000aac:	43a5      	biceq	r5, r4
 8000aae:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ab0:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ab2:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ab6:	bf14      	ite	ne
 8000ab8:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000aba:	43a5      	biceq	r5, r4
 8000abc:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000abe:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ac0:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ac4:	bf14      	ite	ne
 8000ac6:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ac8:	ea25 0404 	biceq.w	r4, r5, r4
 8000acc:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000ace:	3601      	adds	r6, #1
 8000ad0:	2e10      	cmp	r6, #16
 8000ad2:	f47f af6d 	bne.w	80009b0 <HAL_GPIO_Init+0x14>
        }
      }
    }
  }
}
 8000ad6:	b003      	add	sp, #12
 8000ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000adc:	2d03      	cmp	r5, #3
 8000ade:	d025      	beq.n	8000b2c <HAL_GPIO_Init+0x190>
 8000ae0:	2d11      	cmp	r5, #17
 8000ae2:	d180      	bne.n	80009e6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ae4:	68ca      	ldr	r2, [r1, #12]
 8000ae6:	3204      	adds	r2, #4
          break;
 8000ae8:	e77d      	b.n	80009e6 <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8000aea:	4565      	cmp	r5, ip
 8000aec:	d009      	beq.n	8000b02 <HAL_GPIO_Init+0x166>
 8000aee:	d812      	bhi.n	8000b16 <HAL_GPIO_Init+0x17a>
 8000af0:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8000b6c <HAL_GPIO_Init+0x1d0>
 8000af4:	454d      	cmp	r5, r9
 8000af6:	d004      	beq.n	8000b02 <HAL_GPIO_Init+0x166>
 8000af8:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000afc:	454d      	cmp	r5, r9
 8000afe:	f47f af72 	bne.w	80009e6 <HAL_GPIO_Init+0x4a>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b02:	688a      	ldr	r2, [r1, #8]
 8000b04:	b1e2      	cbz	r2, 8000b40 <HAL_GPIO_Init+0x1a4>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b06:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000b08:	bf0c      	ite	eq
 8000b0a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000b0e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b12:	2208      	movs	r2, #8
 8000b14:	e767      	b.n	80009e6 <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8000b16:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8000b70 <HAL_GPIO_Init+0x1d4>
 8000b1a:	454d      	cmp	r5, r9
 8000b1c:	d0f1      	beq.n	8000b02 <HAL_GPIO_Init+0x166>
 8000b1e:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000b22:	454d      	cmp	r5, r9
 8000b24:	d0ed      	beq.n	8000b02 <HAL_GPIO_Init+0x166>
 8000b26:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8000b2a:	e7e7      	b.n	8000afc <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	e75a      	b.n	80009e6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b30:	68ca      	ldr	r2, [r1, #12]
          break;
 8000b32:	e758      	b.n	80009e6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b34:	68ca      	ldr	r2, [r1, #12]
 8000b36:	3208      	adds	r2, #8
          break;
 8000b38:	e755      	b.n	80009e6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b3a:	68ca      	ldr	r2, [r1, #12]
 8000b3c:	320c      	adds	r2, #12
          break;
 8000b3e:	e752      	b.n	80009e6 <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b40:	2204      	movs	r2, #4
 8000b42:	e750      	b.n	80009e6 <HAL_GPIO_Init+0x4a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b44:	2500      	movs	r5, #0
 8000b46:	e79f      	b.n	8000a88 <HAL_GPIO_Init+0xec>
 8000b48:	2501      	movs	r5, #1
 8000b4a:	e79d      	b.n	8000a88 <HAL_GPIO_Init+0xec>
 8000b4c:	2502      	movs	r5, #2
 8000b4e:	e79b      	b.n	8000a88 <HAL_GPIO_Init+0xec>
 8000b50:	2503      	movs	r5, #3
 8000b52:	e799      	b.n	8000a88 <HAL_GPIO_Init+0xec>
 8000b54:	2504      	movs	r5, #4
 8000b56:	e797      	b.n	8000a88 <HAL_GPIO_Init+0xec>
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	40010400 	.word	0x40010400
 8000b60:	40010800 	.word	0x40010800
 8000b64:	40011c00 	.word	0x40011c00
 8000b68:	10210000 	.word	0x10210000
 8000b6c:	10110000 	.word	0x10110000
 8000b70:	10310000 	.word	0x10310000

08000b74 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b74:	b10a      	cbz	r2, 8000b7a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b76:	6101      	str	r1, [r0, #16]
 8000b78:	4770      	bx	lr
 8000b7a:	0409      	lsls	r1, r1, #16
 8000b7c:	e7fb      	b.n	8000b76 <HAL_GPIO_WritePin+0x2>

08000b7e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000b7e:	68c3      	ldr	r3, [r0, #12]
 8000b80:	4059      	eors	r1, r3
 8000b82:	60c1      	str	r1, [r0, #12]
 8000b84:	4770      	bx	lr
	...

08000b88 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b88:	6803      	ldr	r3, [r0, #0]
{
 8000b8a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b8e:	07db      	lsls	r3, r3, #31
{
 8000b90:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b92:	d410      	bmi.n	8000bb6 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b94:	682b      	ldr	r3, [r5, #0]
 8000b96:	079f      	lsls	r7, r3, #30
 8000b98:	d45e      	bmi.n	8000c58 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b9a:	682b      	ldr	r3, [r5, #0]
 8000b9c:	0719      	lsls	r1, r3, #28
 8000b9e:	f100 8095 	bmi.w	8000ccc <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ba2:	682b      	ldr	r3, [r5, #0]
 8000ba4:	075a      	lsls	r2, r3, #29
 8000ba6:	f100 80bf 	bmi.w	8000d28 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000baa:	69ea      	ldr	r2, [r5, #28]
 8000bac:	2a00      	cmp	r2, #0
 8000bae:	f040 812d 	bne.w	8000e0c <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000bb2:	2000      	movs	r0, #0
 8000bb4:	e014      	b.n	8000be0 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000bb6:	4c90      	ldr	r4, [pc, #576]	; (8000df8 <HAL_RCC_OscConfig+0x270>)
 8000bb8:	6863      	ldr	r3, [r4, #4]
 8000bba:	f003 030c 	and.w	r3, r3, #12
 8000bbe:	2b04      	cmp	r3, #4
 8000bc0:	d007      	beq.n	8000bd2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bc2:	6863      	ldr	r3, [r4, #4]
 8000bc4:	f003 030c 	and.w	r3, r3, #12
 8000bc8:	2b08      	cmp	r3, #8
 8000bca:	d10c      	bne.n	8000be6 <HAL_RCC_OscConfig+0x5e>
 8000bcc:	6863      	ldr	r3, [r4, #4]
 8000bce:	03de      	lsls	r6, r3, #15
 8000bd0:	d509      	bpl.n	8000be6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bd2:	6823      	ldr	r3, [r4, #0]
 8000bd4:	039c      	lsls	r4, r3, #14
 8000bd6:	d5dd      	bpl.n	8000b94 <HAL_RCC_OscConfig+0xc>
 8000bd8:	686b      	ldr	r3, [r5, #4]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d1da      	bne.n	8000b94 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000bde:	2001      	movs	r0, #1
}
 8000be0:	b002      	add	sp, #8
 8000be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000be6:	686b      	ldr	r3, [r5, #4]
 8000be8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bec:	d110      	bne.n	8000c10 <HAL_RCC_OscConfig+0x88>
 8000bee:	6823      	ldr	r3, [r4, #0]
 8000bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bf4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000bf6:	f7ff fb63 	bl	80002c0 <HAL_GetTick>
 8000bfa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bfc:	6823      	ldr	r3, [r4, #0]
 8000bfe:	0398      	lsls	r0, r3, #14
 8000c00:	d4c8      	bmi.n	8000b94 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c02:	f7ff fb5d 	bl	80002c0 <HAL_GetTick>
 8000c06:	1b80      	subs	r0, r0, r6
 8000c08:	2864      	cmp	r0, #100	; 0x64
 8000c0a:	d9f7      	bls.n	8000bfc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000c0c:	2003      	movs	r0, #3
 8000c0e:	e7e7      	b.n	8000be0 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c10:	b99b      	cbnz	r3, 8000c3a <HAL_RCC_OscConfig+0xb2>
 8000c12:	6823      	ldr	r3, [r4, #0]
 8000c14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c18:	6023      	str	r3, [r4, #0]
 8000c1a:	6823      	ldr	r3, [r4, #0]
 8000c1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c20:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c22:	f7ff fb4d 	bl	80002c0 <HAL_GetTick>
 8000c26:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c28:	6823      	ldr	r3, [r4, #0]
 8000c2a:	0399      	lsls	r1, r3, #14
 8000c2c:	d5b2      	bpl.n	8000b94 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c2e:	f7ff fb47 	bl	80002c0 <HAL_GetTick>
 8000c32:	1b80      	subs	r0, r0, r6
 8000c34:	2864      	cmp	r0, #100	; 0x64
 8000c36:	d9f7      	bls.n	8000c28 <HAL_RCC_OscConfig+0xa0>
 8000c38:	e7e8      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c3a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c3e:	6823      	ldr	r3, [r4, #0]
 8000c40:	d103      	bne.n	8000c4a <HAL_RCC_OscConfig+0xc2>
 8000c42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c46:	6023      	str	r3, [r4, #0]
 8000c48:	e7d1      	b.n	8000bee <HAL_RCC_OscConfig+0x66>
 8000c4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c4e:	6023      	str	r3, [r4, #0]
 8000c50:	6823      	ldr	r3, [r4, #0]
 8000c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c56:	e7cd      	b.n	8000bf4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000c58:	4c67      	ldr	r4, [pc, #412]	; (8000df8 <HAL_RCC_OscConfig+0x270>)
 8000c5a:	6863      	ldr	r3, [r4, #4]
 8000c5c:	f013 0f0c 	tst.w	r3, #12
 8000c60:	d007      	beq.n	8000c72 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c62:	6863      	ldr	r3, [r4, #4]
 8000c64:	f003 030c 	and.w	r3, r3, #12
 8000c68:	2b08      	cmp	r3, #8
 8000c6a:	d110      	bne.n	8000c8e <HAL_RCC_OscConfig+0x106>
 8000c6c:	6863      	ldr	r3, [r4, #4]
 8000c6e:	03da      	lsls	r2, r3, #15
 8000c70:	d40d      	bmi.n	8000c8e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c72:	6823      	ldr	r3, [r4, #0]
 8000c74:	079b      	lsls	r3, r3, #30
 8000c76:	d502      	bpl.n	8000c7e <HAL_RCC_OscConfig+0xf6>
 8000c78:	692b      	ldr	r3, [r5, #16]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d1af      	bne.n	8000bde <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c7e:	6823      	ldr	r3, [r4, #0]
 8000c80:	696a      	ldr	r2, [r5, #20]
 8000c82:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000c86:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000c8a:	6023      	str	r3, [r4, #0]
 8000c8c:	e785      	b.n	8000b9a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c8e:	692a      	ldr	r2, [r5, #16]
 8000c90:	4b5a      	ldr	r3, [pc, #360]	; (8000dfc <HAL_RCC_OscConfig+0x274>)
 8000c92:	b16a      	cbz	r2, 8000cb0 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000c94:	2201      	movs	r2, #1
 8000c96:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c98:	f7ff fb12 	bl	80002c0 <HAL_GetTick>
 8000c9c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c9e:	6823      	ldr	r3, [r4, #0]
 8000ca0:	079f      	lsls	r7, r3, #30
 8000ca2:	d4ec      	bmi.n	8000c7e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ca4:	f7ff fb0c 	bl	80002c0 <HAL_GetTick>
 8000ca8:	1b80      	subs	r0, r0, r6
 8000caa:	2802      	cmp	r0, #2
 8000cac:	d9f7      	bls.n	8000c9e <HAL_RCC_OscConfig+0x116>
 8000cae:	e7ad      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000cb0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000cb2:	f7ff fb05 	bl	80002c0 <HAL_GetTick>
 8000cb6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cb8:	6823      	ldr	r3, [r4, #0]
 8000cba:	0798      	lsls	r0, r3, #30
 8000cbc:	f57f af6d 	bpl.w	8000b9a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cc0:	f7ff fafe 	bl	80002c0 <HAL_GetTick>
 8000cc4:	1b80      	subs	r0, r0, r6
 8000cc6:	2802      	cmp	r0, #2
 8000cc8:	d9f6      	bls.n	8000cb8 <HAL_RCC_OscConfig+0x130>
 8000cca:	e79f      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ccc:	69aa      	ldr	r2, [r5, #24]
 8000cce:	4c4a      	ldr	r4, [pc, #296]	; (8000df8 <HAL_RCC_OscConfig+0x270>)
 8000cd0:	4b4b      	ldr	r3, [pc, #300]	; (8000e00 <HAL_RCC_OscConfig+0x278>)
 8000cd2:	b1da      	cbz	r2, 8000d0c <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000cd8:	f7ff faf2 	bl	80002c0 <HAL_GetTick>
 8000cdc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000ce0:	079b      	lsls	r3, r3, #30
 8000ce2:	d50d      	bpl.n	8000d00 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ce4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000ce8:	4b46      	ldr	r3, [pc, #280]	; (8000e04 <HAL_RCC_OscConfig+0x27c>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	fbb3 f3f2 	udiv	r3, r3, r2
 8000cf0:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000cf2:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000cf4:	9b01      	ldr	r3, [sp, #4]
 8000cf6:	1e5a      	subs	r2, r3, #1
 8000cf8:	9201      	str	r2, [sp, #4]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d1f9      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x16a>
 8000cfe:	e750      	b.n	8000ba2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d00:	f7ff fade 	bl	80002c0 <HAL_GetTick>
 8000d04:	1b80      	subs	r0, r0, r6
 8000d06:	2802      	cmp	r0, #2
 8000d08:	d9e9      	bls.n	8000cde <HAL_RCC_OscConfig+0x156>
 8000d0a:	e77f      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000d0c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000d0e:	f7ff fad7 	bl	80002c0 <HAL_GetTick>
 8000d12:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d16:	079f      	lsls	r7, r3, #30
 8000d18:	f57f af43 	bpl.w	8000ba2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d1c:	f7ff fad0 	bl	80002c0 <HAL_GetTick>
 8000d20:	1b80      	subs	r0, r0, r6
 8000d22:	2802      	cmp	r0, #2
 8000d24:	d9f6      	bls.n	8000d14 <HAL_RCC_OscConfig+0x18c>
 8000d26:	e771      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d28:	4c33      	ldr	r4, [pc, #204]	; (8000df8 <HAL_RCC_OscConfig+0x270>)
 8000d2a:	69e3      	ldr	r3, [r4, #28]
 8000d2c:	00d8      	lsls	r0, r3, #3
 8000d2e:	d424      	bmi.n	8000d7a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000d30:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d32:	69e3      	ldr	r3, [r4, #28]
 8000d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d38:	61e3      	str	r3, [r4, #28]
 8000d3a:	69e3      	ldr	r3, [r4, #28]
 8000d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d40:	9300      	str	r3, [sp, #0]
 8000d42:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d44:	4e30      	ldr	r6, [pc, #192]	; (8000e08 <HAL_RCC_OscConfig+0x280>)
 8000d46:	6833      	ldr	r3, [r6, #0]
 8000d48:	05d9      	lsls	r1, r3, #23
 8000d4a:	d518      	bpl.n	8000d7e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d4c:	68eb      	ldr	r3, [r5, #12]
 8000d4e:	2b01      	cmp	r3, #1
 8000d50:	d126      	bne.n	8000da0 <HAL_RCC_OscConfig+0x218>
 8000d52:	6a23      	ldr	r3, [r4, #32]
 8000d54:	f043 0301 	orr.w	r3, r3, #1
 8000d58:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000d5a:	f7ff fab1 	bl	80002c0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d5e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000d62:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d64:	6a23      	ldr	r3, [r4, #32]
 8000d66:	079b      	lsls	r3, r3, #30
 8000d68:	d53f      	bpl.n	8000dea <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000d6a:	2f00      	cmp	r7, #0
 8000d6c:	f43f af1d 	beq.w	8000baa <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d70:	69e3      	ldr	r3, [r4, #28]
 8000d72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d76:	61e3      	str	r3, [r4, #28]
 8000d78:	e717      	b.n	8000baa <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000d7a:	2700      	movs	r7, #0
 8000d7c:	e7e2      	b.n	8000d44 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d7e:	6833      	ldr	r3, [r6, #0]
 8000d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d84:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000d86:	f7ff fa9b 	bl	80002c0 <HAL_GetTick>
 8000d8a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d8c:	6833      	ldr	r3, [r6, #0]
 8000d8e:	05da      	lsls	r2, r3, #23
 8000d90:	d4dc      	bmi.n	8000d4c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d92:	f7ff fa95 	bl	80002c0 <HAL_GetTick>
 8000d96:	eba0 0008 	sub.w	r0, r0, r8
 8000d9a:	2864      	cmp	r0, #100	; 0x64
 8000d9c:	d9f6      	bls.n	8000d8c <HAL_RCC_OscConfig+0x204>
 8000d9e:	e735      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000da0:	b9ab      	cbnz	r3, 8000dce <HAL_RCC_OscConfig+0x246>
 8000da2:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000da4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000da8:	f023 0301 	bic.w	r3, r3, #1
 8000dac:	6223      	str	r3, [r4, #32]
 8000dae:	6a23      	ldr	r3, [r4, #32]
 8000db0:	f023 0304 	bic.w	r3, r3, #4
 8000db4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000db6:	f7ff fa83 	bl	80002c0 <HAL_GetTick>
 8000dba:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dbc:	6a23      	ldr	r3, [r4, #32]
 8000dbe:	0798      	lsls	r0, r3, #30
 8000dc0:	d5d3      	bpl.n	8000d6a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dc2:	f7ff fa7d 	bl	80002c0 <HAL_GetTick>
 8000dc6:	1b80      	subs	r0, r0, r6
 8000dc8:	4540      	cmp	r0, r8
 8000dca:	d9f7      	bls.n	8000dbc <HAL_RCC_OscConfig+0x234>
 8000dcc:	e71e      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dce:	2b05      	cmp	r3, #5
 8000dd0:	6a23      	ldr	r3, [r4, #32]
 8000dd2:	d103      	bne.n	8000ddc <HAL_RCC_OscConfig+0x254>
 8000dd4:	f043 0304 	orr.w	r3, r3, #4
 8000dd8:	6223      	str	r3, [r4, #32]
 8000dda:	e7ba      	b.n	8000d52 <HAL_RCC_OscConfig+0x1ca>
 8000ddc:	f023 0301 	bic.w	r3, r3, #1
 8000de0:	6223      	str	r3, [r4, #32]
 8000de2:	6a23      	ldr	r3, [r4, #32]
 8000de4:	f023 0304 	bic.w	r3, r3, #4
 8000de8:	e7b6      	b.n	8000d58 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dea:	f7ff fa69 	bl	80002c0 <HAL_GetTick>
 8000dee:	eba0 0008 	sub.w	r0, r0, r8
 8000df2:	42b0      	cmp	r0, r6
 8000df4:	d9b6      	bls.n	8000d64 <HAL_RCC_OscConfig+0x1dc>
 8000df6:	e709      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	42420000 	.word	0x42420000
 8000e00:	42420480 	.word	0x42420480
 8000e04:	2000000c 	.word	0x2000000c
 8000e08:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e0c:	4c22      	ldr	r4, [pc, #136]	; (8000e98 <HAL_RCC_OscConfig+0x310>)
 8000e0e:	6863      	ldr	r3, [r4, #4]
 8000e10:	f003 030c 	and.w	r3, r3, #12
 8000e14:	2b08      	cmp	r3, #8
 8000e16:	f43f aee2 	beq.w	8000bde <HAL_RCC_OscConfig+0x56>
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	4e1f      	ldr	r6, [pc, #124]	; (8000e9c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e1e:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000e20:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e22:	d12b      	bne.n	8000e7c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000e24:	f7ff fa4c 	bl	80002c0 <HAL_GetTick>
 8000e28:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e2a:	6823      	ldr	r3, [r4, #0]
 8000e2c:	0199      	lsls	r1, r3, #6
 8000e2e:	d41f      	bmi.n	8000e70 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e30:	6a2b      	ldr	r3, [r5, #32]
 8000e32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e36:	d105      	bne.n	8000e44 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e38:	6862      	ldr	r2, [r4, #4]
 8000e3a:	68a9      	ldr	r1, [r5, #8]
 8000e3c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000e40:	430a      	orrs	r2, r1
 8000e42:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e44:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000e46:	6862      	ldr	r2, [r4, #4]
 8000e48:	430b      	orrs	r3, r1
 8000e4a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e52:	2301      	movs	r3, #1
 8000e54:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000e56:	f7ff fa33 	bl	80002c0 <HAL_GetTick>
 8000e5a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e5c:	6823      	ldr	r3, [r4, #0]
 8000e5e:	019a      	lsls	r2, r3, #6
 8000e60:	f53f aea7 	bmi.w	8000bb2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e64:	f7ff fa2c 	bl	80002c0 <HAL_GetTick>
 8000e68:	1b40      	subs	r0, r0, r5
 8000e6a:	2802      	cmp	r0, #2
 8000e6c:	d9f6      	bls.n	8000e5c <HAL_RCC_OscConfig+0x2d4>
 8000e6e:	e6cd      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e70:	f7ff fa26 	bl	80002c0 <HAL_GetTick>
 8000e74:	1bc0      	subs	r0, r0, r7
 8000e76:	2802      	cmp	r0, #2
 8000e78:	d9d7      	bls.n	8000e2a <HAL_RCC_OscConfig+0x2a2>
 8000e7a:	e6c7      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000e7c:	f7ff fa20 	bl	80002c0 <HAL_GetTick>
 8000e80:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e82:	6823      	ldr	r3, [r4, #0]
 8000e84:	019b      	lsls	r3, r3, #6
 8000e86:	f57f ae94 	bpl.w	8000bb2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e8a:	f7ff fa19 	bl	80002c0 <HAL_GetTick>
 8000e8e:	1b40      	subs	r0, r0, r5
 8000e90:	2802      	cmp	r0, #2
 8000e92:	d9f6      	bls.n	8000e82 <HAL_RCC_OscConfig+0x2fa>
 8000e94:	e6ba      	b.n	8000c0c <HAL_RCC_OscConfig+0x84>
 8000e96:	bf00      	nop
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	42420060 	.word	0x42420060

08000ea0 <HAL_RCC_GetSysClockFreq>:
{
 8000ea0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000ea2:	4b19      	ldr	r3, [pc, #100]	; (8000f08 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000ea4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000ea6:	ac02      	add	r4, sp, #8
 8000ea8:	f103 0510 	add.w	r5, r3, #16
 8000eac:	4622      	mov	r2, r4
 8000eae:	6818      	ldr	r0, [r3, #0]
 8000eb0:	6859      	ldr	r1, [r3, #4]
 8000eb2:	3308      	adds	r3, #8
 8000eb4:	c203      	stmia	r2!, {r0, r1}
 8000eb6:	42ab      	cmp	r3, r5
 8000eb8:	4614      	mov	r4, r2
 8000eba:	d1f7      	bne.n	8000eac <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	f88d 3004 	strb.w	r3, [sp, #4]
 8000ec2:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000ec4:	4911      	ldr	r1, [pc, #68]	; (8000f0c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000ec6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000eca:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000ecc:	f003 020c 	and.w	r2, r3, #12
 8000ed0:	2a08      	cmp	r2, #8
 8000ed2:	d117      	bne.n	8000f04 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000ed4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000ed8:	a806      	add	r0, sp, #24
 8000eda:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000edc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000ede:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000ee2:	d50c      	bpl.n	8000efe <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ee4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ee6:	480a      	ldr	r0, [pc, #40]	; (8000f10 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ee8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000eec:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000eee:	aa06      	add	r2, sp, #24
 8000ef0:	4413      	add	r3, r2
 8000ef2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ef6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000efa:	b007      	add	sp, #28
 8000efc:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000efe:	4805      	ldr	r0, [pc, #20]	; (8000f14 <HAL_RCC_GetSysClockFreq+0x74>)
 8000f00:	4350      	muls	r0, r2
 8000f02:	e7fa      	b.n	8000efa <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000f04:	4802      	ldr	r0, [pc, #8]	; (8000f10 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000f06:	e7f8      	b.n	8000efa <HAL_RCC_GetSysClockFreq+0x5a>
 8000f08:	08003294 	.word	0x08003294
 8000f0c:	40021000 	.word	0x40021000
 8000f10:	007a1200 	.word	0x007a1200
 8000f14:	003d0900 	.word	0x003d0900

08000f18 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f18:	4a54      	ldr	r2, [pc, #336]	; (800106c <HAL_RCC_ClockConfig+0x154>)
{
 8000f1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f1e:	6813      	ldr	r3, [r2, #0]
{
 8000f20:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	428b      	cmp	r3, r1
{
 8000f28:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f2a:	d32a      	bcc.n	8000f82 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f2c:	6829      	ldr	r1, [r5, #0]
 8000f2e:	078c      	lsls	r4, r1, #30
 8000f30:	d434      	bmi.n	8000f9c <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f32:	07ca      	lsls	r2, r1, #31
 8000f34:	d447      	bmi.n	8000fc6 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f36:	4a4d      	ldr	r2, [pc, #308]	; (800106c <HAL_RCC_ClockConfig+0x154>)
 8000f38:	6813      	ldr	r3, [r2, #0]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	f0c0 8082 	bcc.w	8001048 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f44:	682a      	ldr	r2, [r5, #0]
 8000f46:	4c4a      	ldr	r4, [pc, #296]	; (8001070 <HAL_RCC_ClockConfig+0x158>)
 8000f48:	f012 0f04 	tst.w	r2, #4
 8000f4c:	f040 8087 	bne.w	800105e <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f50:	0713      	lsls	r3, r2, #28
 8000f52:	d506      	bpl.n	8000f62 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000f54:	6863      	ldr	r3, [r4, #4]
 8000f56:	692a      	ldr	r2, [r5, #16]
 8000f58:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000f5c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000f60:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f62:	f7ff ff9d 	bl	8000ea0 <HAL_RCC_GetSysClockFreq>
 8000f66:	6863      	ldr	r3, [r4, #4]
 8000f68:	4a42      	ldr	r2, [pc, #264]	; (8001074 <HAL_RCC_ClockConfig+0x15c>)
 8000f6a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f6e:	5cd3      	ldrb	r3, [r2, r3]
 8000f70:	40d8      	lsrs	r0, r3
 8000f72:	4b41      	ldr	r3, [pc, #260]	; (8001078 <HAL_RCC_ClockConfig+0x160>)
 8000f74:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f7ff f960 	bl	800023c <HAL_InitTick>
  return HAL_OK;
 8000f7c:	2000      	movs	r0, #0
}
 8000f7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f82:	6813      	ldr	r3, [r2, #0]
 8000f84:	f023 0307 	bic.w	r3, r3, #7
 8000f88:	430b      	orrs	r3, r1
 8000f8a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f8c:	6813      	ldr	r3, [r2, #0]
 8000f8e:	f003 0307 	and.w	r3, r3, #7
 8000f92:	4299      	cmp	r1, r3
 8000f94:	d0ca      	beq.n	8000f2c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000f96:	2001      	movs	r0, #1
 8000f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f9c:	4b34      	ldr	r3, [pc, #208]	; (8001070 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f9e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000fa2:	bf1e      	ittt	ne
 8000fa4:	685a      	ldrne	r2, [r3, #4]
 8000fa6:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000faa:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fac:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000fae:	bf42      	ittt	mi
 8000fb0:	685a      	ldrmi	r2, [r3, #4]
 8000fb2:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000fb6:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fb8:	685a      	ldr	r2, [r3, #4]
 8000fba:	68a8      	ldr	r0, [r5, #8]
 8000fbc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000fc0:	4302      	orrs	r2, r0
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	e7b5      	b.n	8000f32 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fc6:	686a      	ldr	r2, [r5, #4]
 8000fc8:	4c29      	ldr	r4, [pc, #164]	; (8001070 <HAL_RCC_ClockConfig+0x158>)
 8000fca:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fcc:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fce:	d11c      	bne.n	800100a <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fd0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fd4:	d0df      	beq.n	8000f96 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fd6:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fd8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fdc:	f023 0303 	bic.w	r3, r3, #3
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000fe4:	f7ff f96c 	bl	80002c0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fe8:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000fea:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d114      	bne.n	800101a <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ff0:	6863      	ldr	r3, [r4, #4]
 8000ff2:	f003 030c 	and.w	r3, r3, #12
 8000ff6:	2b04      	cmp	r3, #4
 8000ff8:	d09d      	beq.n	8000f36 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ffa:	f7ff f961 	bl	80002c0 <HAL_GetTick>
 8000ffe:	1bc0      	subs	r0, r0, r7
 8001000:	4540      	cmp	r0, r8
 8001002:	d9f5      	bls.n	8000ff0 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8001004:	2003      	movs	r0, #3
 8001006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800100a:	2a02      	cmp	r2, #2
 800100c:	d102      	bne.n	8001014 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800100e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001012:	e7df      	b.n	8000fd4 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001014:	f013 0f02 	tst.w	r3, #2
 8001018:	e7dc      	b.n	8000fd4 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800101a:	2b02      	cmp	r3, #2
 800101c:	d10f      	bne.n	800103e <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800101e:	6863      	ldr	r3, [r4, #4]
 8001020:	f003 030c 	and.w	r3, r3, #12
 8001024:	2b08      	cmp	r3, #8
 8001026:	d086      	beq.n	8000f36 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001028:	f7ff f94a 	bl	80002c0 <HAL_GetTick>
 800102c:	1bc0      	subs	r0, r0, r7
 800102e:	4540      	cmp	r0, r8
 8001030:	d9f5      	bls.n	800101e <HAL_RCC_ClockConfig+0x106>
 8001032:	e7e7      	b.n	8001004 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001034:	f7ff f944 	bl	80002c0 <HAL_GetTick>
 8001038:	1bc0      	subs	r0, r0, r7
 800103a:	4540      	cmp	r0, r8
 800103c:	d8e2      	bhi.n	8001004 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800103e:	6863      	ldr	r3, [r4, #4]
 8001040:	f013 0f0c 	tst.w	r3, #12
 8001044:	d1f6      	bne.n	8001034 <HAL_RCC_ClockConfig+0x11c>
 8001046:	e776      	b.n	8000f36 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001048:	6813      	ldr	r3, [r2, #0]
 800104a:	f023 0307 	bic.w	r3, r3, #7
 800104e:	4333      	orrs	r3, r6
 8001050:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001052:	6813      	ldr	r3, [r2, #0]
 8001054:	f003 0307 	and.w	r3, r3, #7
 8001058:	429e      	cmp	r6, r3
 800105a:	d19c      	bne.n	8000f96 <HAL_RCC_ClockConfig+0x7e>
 800105c:	e772      	b.n	8000f44 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800105e:	6863      	ldr	r3, [r4, #4]
 8001060:	68e9      	ldr	r1, [r5, #12]
 8001062:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001066:	430b      	orrs	r3, r1
 8001068:	6063      	str	r3, [r4, #4]
 800106a:	e771      	b.n	8000f50 <HAL_RCC_ClockConfig+0x38>
 800106c:	40022000 	.word	0x40022000
 8001070:	40021000 	.word	0x40021000
 8001074:	08003309 	.word	0x08003309
 8001078:	2000000c 	.word	0x2000000c

0800107c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800107c:	4b04      	ldr	r3, [pc, #16]	; (8001090 <HAL_RCC_GetPCLK1Freq+0x14>)
 800107e:	4a05      	ldr	r2, [pc, #20]	; (8001094 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001086:	5cd3      	ldrb	r3, [r2, r3]
 8001088:	4a03      	ldr	r2, [pc, #12]	; (8001098 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800108a:	6810      	ldr	r0, [r2, #0]
}    
 800108c:	40d8      	lsrs	r0, r3
 800108e:	4770      	bx	lr
 8001090:	40021000 	.word	0x40021000
 8001094:	08003319 	.word	0x08003319
 8001098:	2000000c 	.word	0x2000000c

0800109c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800109c:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <HAL_RCC_GetPCLK2Freq+0x14>)
 800109e:	4a05      	ldr	r2, [pc, #20]	; (80010b4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80010a6:	5cd3      	ldrb	r3, [r2, r3]
 80010a8:	4a03      	ldr	r2, [pc, #12]	; (80010b8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80010aa:	6810      	ldr	r0, [r2, #0]
} 
 80010ac:	40d8      	lsrs	r0, r3
 80010ae:	4770      	bx	lr
 80010b0:	40021000 	.word	0x40021000
 80010b4:	08003319 	.word	0x08003319
 80010b8:	2000000c 	.word	0x2000000c

080010bc <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80010bc:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 80010be:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80010c0:	68da      	ldr	r2, [r3, #12]
 80010c2:	f042 0201 	orr.w	r2, r2, #1
 80010c6:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	f042 0201 	orr.w	r2, r2, #1
 80010ce:	601a      	str	r2, [r3, #0]
}
 80010d0:	4770      	bx	lr

080010d2 <HAL_TIM_OC_DelayElapsedCallback>:
 80010d2:	4770      	bx	lr

080010d4 <HAL_TIM_IC_CaptureCallback>:
 80010d4:	4770      	bx	lr

080010d6 <HAL_TIM_PWM_PulseFinishedCallback>:
 80010d6:	4770      	bx	lr

080010d8 <HAL_TIM_TriggerCallback>:
 80010d8:	4770      	bx	lr

080010da <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010da:	6803      	ldr	r3, [r0, #0]
{
 80010dc:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010de:	691a      	ldr	r2, [r3, #16]
{
 80010e0:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80010e2:	0791      	lsls	r1, r2, #30
 80010e4:	d50e      	bpl.n	8001104 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80010e6:	68da      	ldr	r2, [r3, #12]
 80010e8:	0792      	lsls	r2, r2, #30
 80010ea:	d50b      	bpl.n	8001104 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80010ec:	f06f 0202 	mvn.w	r2, #2
 80010f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80010f2:	2201      	movs	r2, #1

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80010f4:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80010f6:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80010f8:	079b      	lsls	r3, r3, #30
 80010fa:	d077      	beq.n	80011ec <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80010fc:	f7ff ffea 	bl	80010d4 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001100:	2300      	movs	r3, #0
 8001102:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001104:	6823      	ldr	r3, [r4, #0]
 8001106:	691a      	ldr	r2, [r3, #16]
 8001108:	0750      	lsls	r0, r2, #29
 800110a:	d510      	bpl.n	800112e <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800110c:	68da      	ldr	r2, [r3, #12]
 800110e:	0751      	lsls	r1, r2, #29
 8001110:	d50d      	bpl.n	800112e <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001112:	f06f 0204 	mvn.w	r2, #4
 8001116:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001118:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800111a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800111c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800111e:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001122:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001124:	d068      	beq.n	80011f8 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001126:	f7ff ffd5 	bl	80010d4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800112a:	2300      	movs	r3, #0
 800112c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800112e:	6823      	ldr	r3, [r4, #0]
 8001130:	691a      	ldr	r2, [r3, #16]
 8001132:	0712      	lsls	r2, r2, #28
 8001134:	d50f      	bpl.n	8001156 <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001136:	68da      	ldr	r2, [r3, #12]
 8001138:	0710      	lsls	r0, r2, #28
 800113a:	d50c      	bpl.n	8001156 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800113c:	f06f 0208 	mvn.w	r2, #8
 8001140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001142:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001144:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001146:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001148:	0799      	lsls	r1, r3, #30
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800114a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800114c:	d05a      	beq.n	8001204 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800114e:	f7ff ffc1 	bl	80010d4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001152:	2300      	movs	r3, #0
 8001154:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001156:	6823      	ldr	r3, [r4, #0]
 8001158:	691a      	ldr	r2, [r3, #16]
 800115a:	06d2      	lsls	r2, r2, #27
 800115c:	d510      	bpl.n	8001180 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800115e:	68da      	ldr	r2, [r3, #12]
 8001160:	06d0      	lsls	r0, r2, #27
 8001162:	d50d      	bpl.n	8001180 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001164:	f06f 0210 	mvn.w	r2, #16
 8001168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800116a:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800116c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800116e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001170:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001174:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001176:	d04b      	beq.n	8001210 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001178:	f7ff ffac 	bl	80010d4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800117c:	2300      	movs	r3, #0
 800117e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001180:	6823      	ldr	r3, [r4, #0]
 8001182:	691a      	ldr	r2, [r3, #16]
 8001184:	07d1      	lsls	r1, r2, #31
 8001186:	d508      	bpl.n	800119a <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001188:	68da      	ldr	r2, [r3, #12]
 800118a:	07d2      	lsls	r2, r2, #31
 800118c:	d505      	bpl.n	800119a <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800118e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001192:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001194:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001196:	f000 fd37 	bl	8001c08 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800119a:	6823      	ldr	r3, [r4, #0]
 800119c:	691a      	ldr	r2, [r3, #16]
 800119e:	0610      	lsls	r0, r2, #24
 80011a0:	d508      	bpl.n	80011b4 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80011a2:	68da      	ldr	r2, [r3, #12]
 80011a4:	0611      	lsls	r1, r2, #24
 80011a6:	d505      	bpl.n	80011b4 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80011a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80011ac:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80011ae:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80011b0:	f000 f8bf 	bl	8001332 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80011b4:	6823      	ldr	r3, [r4, #0]
 80011b6:	691a      	ldr	r2, [r3, #16]
 80011b8:	0652      	lsls	r2, r2, #25
 80011ba:	d508      	bpl.n	80011ce <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80011bc:	68da      	ldr	r2, [r3, #12]
 80011be:	0650      	lsls	r0, r2, #25
 80011c0:	d505      	bpl.n	80011ce <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80011c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80011c6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80011c8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80011ca:	f7ff ff85 	bl	80010d8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80011ce:	6823      	ldr	r3, [r4, #0]
 80011d0:	691a      	ldr	r2, [r3, #16]
 80011d2:	0691      	lsls	r1, r2, #26
 80011d4:	d522      	bpl.n	800121c <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80011d6:	68da      	ldr	r2, [r3, #12]
 80011d8:	0692      	lsls	r2, r2, #26
 80011da:	d51f      	bpl.n	800121c <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80011dc:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80011e0:	4620      	mov	r0, r4
    }
  }
}
 80011e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80011e6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80011e8:	f000 b8a2 	b.w	8001330 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80011ec:	f7ff ff71 	bl	80010d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80011f0:	4620      	mov	r0, r4
 80011f2:	f7ff ff70 	bl	80010d6 <HAL_TIM_PWM_PulseFinishedCallback>
 80011f6:	e783      	b.n	8001100 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80011f8:	f7ff ff6b 	bl	80010d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80011fc:	4620      	mov	r0, r4
 80011fe:	f7ff ff6a 	bl	80010d6 <HAL_TIM_PWM_PulseFinishedCallback>
 8001202:	e792      	b.n	800112a <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001204:	f7ff ff65 	bl	80010d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001208:	4620      	mov	r0, r4
 800120a:	f7ff ff64 	bl	80010d6 <HAL_TIM_PWM_PulseFinishedCallback>
 800120e:	e7a0      	b.n	8001152 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001210:	f7ff ff5f 	bl	80010d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001214:	4620      	mov	r0, r4
 8001216:	f7ff ff5e 	bl	80010d6 <HAL_TIM_PWM_PulseFinishedCallback>
 800121a:	e7af      	b.n	800117c <HAL_TIM_IRQHandler+0xa2>
 800121c:	bd10      	pop	{r4, pc}
	...

08001220 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001220:	4a24      	ldr	r2, [pc, #144]	; (80012b4 <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 8001222:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001224:	4290      	cmp	r0, r2
 8001226:	d012      	beq.n	800124e <TIM_Base_SetConfig+0x2e>
 8001228:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800122c:	4290      	cmp	r0, r2
 800122e:	d00e      	beq.n	800124e <TIM_Base_SetConfig+0x2e>
 8001230:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001234:	d00b      	beq.n	800124e <TIM_Base_SetConfig+0x2e>
 8001236:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800123a:	4290      	cmp	r0, r2
 800123c:	d007      	beq.n	800124e <TIM_Base_SetConfig+0x2e>
 800123e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001242:	4290      	cmp	r0, r2
 8001244:	d003      	beq.n	800124e <TIM_Base_SetConfig+0x2e>
 8001246:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800124a:	4290      	cmp	r0, r2
 800124c:	d11d      	bne.n	800128a <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800124e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001250:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001254:	4313      	orrs	r3, r2
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001256:	4a17      	ldr	r2, [pc, #92]	; (80012b4 <TIM_Base_SetConfig+0x94>)
 8001258:	4290      	cmp	r0, r2
 800125a:	d012      	beq.n	8001282 <TIM_Base_SetConfig+0x62>
 800125c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001260:	4290      	cmp	r0, r2
 8001262:	d00e      	beq.n	8001282 <TIM_Base_SetConfig+0x62>
 8001264:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001268:	d00b      	beq.n	8001282 <TIM_Base_SetConfig+0x62>
 800126a:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800126e:	4290      	cmp	r0, r2
 8001270:	d007      	beq.n	8001282 <TIM_Base_SetConfig+0x62>
 8001272:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001276:	4290      	cmp	r0, r2
 8001278:	d003      	beq.n	8001282 <TIM_Base_SetConfig+0x62>
 800127a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800127e:	4290      	cmp	r0, r2
 8001280:	d103      	bne.n	800128a <TIM_Base_SetConfig+0x6a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001282:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001288:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800128a:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 800128c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001290:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001292:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001294:	688b      	ldr	r3, [r1, #8]
 8001296:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001298:	680b      	ldr	r3, [r1, #0]
 800129a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800129c:	4b05      	ldr	r3, [pc, #20]	; (80012b4 <TIM_Base_SetConfig+0x94>)
 800129e:	4298      	cmp	r0, r3
 80012a0:	d003      	beq.n	80012aa <TIM_Base_SetConfig+0x8a>
 80012a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80012a6:	4298      	cmp	r0, r3
 80012a8:	d101      	bne.n	80012ae <TIM_Base_SetConfig+0x8e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80012aa:	690b      	ldr	r3, [r1, #16]
 80012ac:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80012ae:	2301      	movs	r3, #1
 80012b0:	6143      	str	r3, [r0, #20]
 80012b2:	4770      	bx	lr
 80012b4:	40012c00 	.word	0x40012c00

080012b8 <HAL_TIM_Base_Init>:
{
 80012b8:	b510      	push	{r4, lr}
  if(htim == NULL)
 80012ba:	4604      	mov	r4, r0
 80012bc:	b1a0      	cbz	r0, 80012e8 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80012be:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80012c2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012c6:	b91b      	cbnz	r3, 80012d0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80012c8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80012cc:	f000 fde4 	bl	8001e98 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80012d0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012d2:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80012d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012d8:	1d21      	adds	r1, r4, #4
 80012da:	f7ff ffa1 	bl	8001220 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80012de:	2301      	movs	r3, #1
  return HAL_OK;
 80012e0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80012e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80012e6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80012e8:	2001      	movs	r0, #1
}
 80012ea:	bd10      	pop	{r4, pc}

080012ec <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80012ec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80012f0:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	f04f 0302 	mov.w	r3, #2
 80012f8:	d018      	beq.n	800132c <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80012fa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80012fe:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001300:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001302:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001304:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001306:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800130a:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800130c:	685a      	ldr	r2, [r3, #4]
 800130e:	4322      	orrs	r2, r4
 8001310:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001318:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800131a:	689a      	ldr	r2, [r3, #8]
 800131c:	430a      	orrs	r2, r1
 800131e:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001320:	2301      	movs	r3, #1
 8001322:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001326:	2300      	movs	r3, #0
 8001328:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800132c:	4618      	mov	r0, r3

  return HAL_OK;
}
 800132e:	bd10      	pop	{r4, pc}

08001330 <HAL_TIMEx_CommutationCallback>:
 8001330:	4770      	bx	lr

08001332 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001332:	4770      	bx	lr

08001334 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001334:	6803      	ldr	r3, [r0, #0]
 8001336:	68da      	ldr	r2, [r3, #12]
 8001338:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800133c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800133e:	695a      	ldr	r2, [r3, #20]
 8001340:	f022 0201 	bic.w	r2, r2, #1
 8001344:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001346:	2320      	movs	r3, #32
 8001348:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800134c:	4770      	bx	lr
	...

08001350 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001354:	6805      	ldr	r5, [r0, #0]
 8001356:	68c2      	ldr	r2, [r0, #12]
 8001358:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800135a:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800135c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001360:	4313      	orrs	r3, r2
 8001362:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001364:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8001366:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001368:	430b      	orrs	r3, r1
 800136a:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 800136c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001370:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001374:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001376:	4313      	orrs	r3, r2
 8001378:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800137a:	696b      	ldr	r3, [r5, #20]
 800137c:	6982      	ldr	r2, [r0, #24]
 800137e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001382:	4313      	orrs	r3, r2
 8001384:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001386:	4b40      	ldr	r3, [pc, #256]	; (8001488 <UART_SetConfig+0x138>)
{
 8001388:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 800138a:	429d      	cmp	r5, r3
 800138c:	f04f 0419 	mov.w	r4, #25
 8001390:	d146      	bne.n	8001420 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001392:	f7ff fe83 	bl	800109c <HAL_RCC_GetPCLK2Freq>
 8001396:	fb04 f300 	mul.w	r3, r4, r0
 800139a:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800139e:	f04f 0864 	mov.w	r8, #100	; 0x64
 80013a2:	00b6      	lsls	r6, r6, #2
 80013a4:	fbb3 f3f6 	udiv	r3, r3, r6
 80013a8:	fbb3 f3f8 	udiv	r3, r3, r8
 80013ac:	011e      	lsls	r6, r3, #4
 80013ae:	f7ff fe75 	bl	800109c <HAL_RCC_GetPCLK2Freq>
 80013b2:	4360      	muls	r0, r4
 80013b4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	fbb0 f7f3 	udiv	r7, r0, r3
 80013be:	f7ff fe6d 	bl	800109c <HAL_RCC_GetPCLK2Freq>
 80013c2:	4360      	muls	r0, r4
 80013c4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80013ce:	fbb3 f3f8 	udiv	r3, r3, r8
 80013d2:	fb08 7313 	mls	r3, r8, r3, r7
 80013d6:	011b      	lsls	r3, r3, #4
 80013d8:	3332      	adds	r3, #50	; 0x32
 80013da:	fbb3 f3f8 	udiv	r3, r3, r8
 80013de:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80013e2:	f7ff fe5b 	bl	800109c <HAL_RCC_GetPCLK2Freq>
 80013e6:	4360      	muls	r0, r4
 80013e8:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80013ec:	0092      	lsls	r2, r2, #2
 80013ee:	fbb0 faf2 	udiv	sl, r0, r2
 80013f2:	f7ff fe53 	bl	800109c <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80013f6:	4360      	muls	r0, r4
 80013f8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8001402:	fbb3 f3f8 	udiv	r3, r3, r8
 8001406:	fb08 a313 	mls	r3, r8, r3, sl
 800140a:	011b      	lsls	r3, r3, #4
 800140c:	3332      	adds	r3, #50	; 0x32
 800140e:	fbb3 f3f8 	udiv	r3, r3, r8
 8001412:	f003 030f 	and.w	r3, r3, #15
 8001416:	433b      	orrs	r3, r7
 8001418:	4433      	add	r3, r6
 800141a:	60ab      	str	r3, [r5, #8]
 800141c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001420:	f7ff fe2c 	bl	800107c <HAL_RCC_GetPCLK1Freq>
 8001424:	fb04 f300 	mul.w	r3, r4, r0
 8001428:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800142c:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001430:	00b6      	lsls	r6, r6, #2
 8001432:	fbb3 f3f6 	udiv	r3, r3, r6
 8001436:	fbb3 f3f8 	udiv	r3, r3, r8
 800143a:	011e      	lsls	r6, r3, #4
 800143c:	f7ff fe1e 	bl	800107c <HAL_RCC_GetPCLK1Freq>
 8001440:	4360      	muls	r0, r4
 8001442:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	fbb0 f7f3 	udiv	r7, r0, r3
 800144c:	f7ff fe16 	bl	800107c <HAL_RCC_GetPCLK1Freq>
 8001450:	4360      	muls	r0, r4
 8001452:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	fbb0 f3f3 	udiv	r3, r0, r3
 800145c:	fbb3 f3f8 	udiv	r3, r3, r8
 8001460:	fb08 7313 	mls	r3, r8, r3, r7
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	3332      	adds	r3, #50	; 0x32
 8001468:	fbb3 f3f8 	udiv	r3, r3, r8
 800146c:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001470:	f7ff fe04 	bl	800107c <HAL_RCC_GetPCLK1Freq>
 8001474:	4360      	muls	r0, r4
 8001476:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800147a:	0092      	lsls	r2, r2, #2
 800147c:	fbb0 faf2 	udiv	sl, r0, r2
 8001480:	f7ff fdfc 	bl	800107c <HAL_RCC_GetPCLK1Freq>
 8001484:	e7b7      	b.n	80013f6 <UART_SetConfig+0xa6>
 8001486:	bf00      	nop
 8001488:	40013800 	.word	0x40013800

0800148c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 800148c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800148e:	4604      	mov	r4, r0
 8001490:	460e      	mov	r6, r1
 8001492:	4617      	mov	r7, r2
 8001494:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001496:	6821      	ldr	r1, [r4, #0]
 8001498:	680b      	ldr	r3, [r1, #0]
 800149a:	ea36 0303 	bics.w	r3, r6, r3
 800149e:	d101      	bne.n	80014a4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80014a0:	2000      	movs	r0, #0
}
 80014a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 80014a4:	1c6b      	adds	r3, r5, #1
 80014a6:	d0f7      	beq.n	8001498 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80014a8:	b995      	cbnz	r5, 80014d0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80014aa:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 80014ac:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80014ae:	68da      	ldr	r2, [r3, #12]
 80014b0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80014b4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80014b6:	695a      	ldr	r2, [r3, #20]
 80014b8:	f022 0201 	bic.w	r2, r2, #1
 80014bc:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80014be:	2320      	movs	r3, #32
 80014c0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80014c4:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80014c8:	2300      	movs	r3, #0
 80014ca:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80014ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80014d0:	f7fe fef6 	bl	80002c0 <HAL_GetTick>
 80014d4:	1bc0      	subs	r0, r0, r7
 80014d6:	4285      	cmp	r5, r0
 80014d8:	d2dd      	bcs.n	8001496 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80014da:	e7e6      	b.n	80014aa <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080014dc <HAL_UART_Init>:
{
 80014dc:	b510      	push	{r4, lr}
  if(huart == NULL)
 80014de:	4604      	mov	r4, r0
 80014e0:	b340      	cbz	r0, 8001534 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80014e2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80014e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80014ea:	b91b      	cbnz	r3, 80014f4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80014ec:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80014f0:	f000 fce6 	bl	8001ec0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80014f4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80014f6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80014f8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80014fc:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80014fe:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001500:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001504:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001506:	f7ff ff23 	bl	8001350 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800150a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800150c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001514:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001516:	695a      	ldr	r2, [r3, #20]
 8001518:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800151c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800151e:	68da      	ldr	r2, [r3, #12]
 8001520:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001524:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001526:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001528:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800152a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800152e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001532:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001534:	2001      	movs	r0, #1
}
 8001536:	bd10      	pop	{r4, pc}

08001538 <HAL_UART_Transmit>:
{
 8001538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800153c:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 800153e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8001542:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8001544:	2b20      	cmp	r3, #32
{
 8001546:	460d      	mov	r5, r1
 8001548:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 800154a:	d14e      	bne.n	80015ea <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 800154c:	2900      	cmp	r1, #0
 800154e:	d049      	beq.n	80015e4 <HAL_UART_Transmit+0xac>
 8001550:	2a00      	cmp	r2, #0
 8001552:	d047      	beq.n	80015e4 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8001554:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001558:	2b01      	cmp	r3, #1
 800155a:	d046      	beq.n	80015ea <HAL_UART_Transmit+0xb2>
 800155c:	2301      	movs	r3, #1
 800155e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001562:	2300      	movs	r3, #0
 8001564:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001566:	2321      	movs	r3, #33	; 0x21
 8001568:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800156c:	f7fe fea8 	bl	80002c0 <HAL_GetTick>
 8001570:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8001572:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8001576:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800157a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800157c:	b29b      	uxth	r3, r3
 800157e:	b96b      	cbnz	r3, 800159c <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001580:	463b      	mov	r3, r7
 8001582:	4632      	mov	r2, r6
 8001584:	2140      	movs	r1, #64	; 0x40
 8001586:	4620      	mov	r0, r4
 8001588:	f7ff ff80 	bl	800148c <UART_WaitOnFlagUntilTimeout.constprop.3>
 800158c:	b9a8      	cbnz	r0, 80015ba <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 800158e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001590:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8001594:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 800159c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800159e:	4632      	mov	r2, r6
      huart->TxXferCount--;
 80015a0:	3b01      	subs	r3, #1
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80015a6:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015a8:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80015aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015ae:	4620      	mov	r0, r4
 80015b0:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80015b2:	d10e      	bne.n	80015d2 <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015b4:	f7ff ff6a 	bl	800148c <UART_WaitOnFlagUntilTimeout.constprop.3>
 80015b8:	b110      	cbz	r0, 80015c0 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 80015ba:	2003      	movs	r0, #3
 80015bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80015c0:	882b      	ldrh	r3, [r5, #0]
 80015c2:	6822      	ldr	r2, [r4, #0]
 80015c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015c8:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80015ca:	6923      	ldr	r3, [r4, #16]
 80015cc:	b943      	cbnz	r3, 80015e0 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 80015ce:	3502      	adds	r5, #2
 80015d0:	e7d3      	b.n	800157a <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015d2:	f7ff ff5b 	bl	800148c <UART_WaitOnFlagUntilTimeout.constprop.3>
 80015d6:	2800      	cmp	r0, #0
 80015d8:	d1ef      	bne.n	80015ba <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80015da:	6823      	ldr	r3, [r4, #0]
 80015dc:	782a      	ldrb	r2, [r5, #0]
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	3501      	adds	r5, #1
 80015e2:	e7ca      	b.n	800157a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80015e4:	2001      	movs	r0, #1
 80015e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80015ea:	2002      	movs	r0, #2
}
 80015ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080015f0 <HAL_UART_Transmit_DMA>:
{
 80015f0:	b538      	push	{r3, r4, r5, lr}
 80015f2:	4604      	mov	r4, r0
 80015f4:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 80015f6:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80015fa:	2a20      	cmp	r2, #32
 80015fc:	d12a      	bne.n	8001654 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 80015fe:	b339      	cbz	r1, 8001650 <HAL_UART_Transmit_DMA+0x60>
 8001600:	b333      	cbz	r3, 8001650 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8001602:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8001606:	2a01      	cmp	r2, #1
 8001608:	d024      	beq.n	8001654 <HAL_UART_Transmit_DMA+0x64>
 800160a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800160c:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 800160e:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001612:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8001614:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001616:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001618:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800161a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800161e:	4a0e      	ldr	r2, [pc, #56]	; (8001658 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8001620:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8001622:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001624:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001626:	4a0d      	ldr	r2, [pc, #52]	; (800165c <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 8001628:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800162a:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800162c:	4a0c      	ldr	r2, [pc, #48]	; (8001660 <HAL_UART_Transmit_DMA+0x70>)
 800162e:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8001630:	6822      	ldr	r2, [r4, #0]
 8001632:	3204      	adds	r2, #4
 8001634:	f7fe ff04 	bl	8000440 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8001638:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800163c:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 800163e:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8001640:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001642:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8001644:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001648:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800164c:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 800164e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8001650:	2001      	movs	r0, #1
 8001652:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8001654:	2002      	movs	r0, #2
}
 8001656:	bd38      	pop	{r3, r4, r5, pc}
 8001658:	080016f7 	.word	0x080016f7
 800165c:	08001725 	.word	0x08001725
 8001660:	080017f1 	.word	0x080017f1

08001664 <HAL_UART_Receive_DMA>:
{
 8001664:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001666:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
{
 800166a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_READY) 
 800166c:	2a20      	cmp	r2, #32
{
 800166e:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001670:	d138      	bne.n	80016e4 <HAL_UART_Receive_DMA+0x80>
    if((pData == NULL) || (Size == 0U))
 8001672:	2900      	cmp	r1, #0
 8001674:	d034      	beq.n	80016e0 <HAL_UART_Receive_DMA+0x7c>
 8001676:	2b00      	cmp	r3, #0
 8001678:	d032      	beq.n	80016e0 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 800167a:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800167e:	2a01      	cmp	r2, #1
 8001680:	d030      	beq.n	80016e4 <HAL_UART_Receive_DMA+0x80>
 8001682:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001684:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8001686:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800168a:	2222      	movs	r2, #34	; 0x22
    huart->pRxBuffPtr = pData;
 800168c:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 800168e:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001690:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001692:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001696:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8001698:	4a13      	ldr	r2, [pc, #76]	; (80016e8 <HAL_UART_Receive_DMA+0x84>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 800169a:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800169c:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800169e:	4a13      	ldr	r2, [pc, #76]	; (80016ec <HAL_UART_Receive_DMA+0x88>)
    huart->hdmarx->XferAbortCallback = NULL;
 80016a0:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80016a2:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80016a4:	4a12      	ldr	r2, [pc, #72]	; (80016f0 <HAL_UART_Receive_DMA+0x8c>)
 80016a6:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80016a8:	460a      	mov	r2, r1
 80016aa:	1d31      	adds	r1, r6, #4
 80016ac:	f7fe fec8 	bl	8000440 <HAL_DMA_Start_IT>
    return HAL_OK;
 80016b0:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_OREFLAG(huart);
 80016b2:	682b      	ldr	r3, [r5, #0]
 80016b4:	9401      	str	r4, [sp, #4]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	9201      	str	r2, [sp, #4]
 80016ba:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 80016bc:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 80016c0:	9201      	str	r2, [sp, #4]
 80016c2:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80016c4:	68da      	ldr	r2, [r3, #12]
 80016c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016ca:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80016cc:	695a      	ldr	r2, [r3, #20]
 80016ce:	f042 0201 	orr.w	r2, r2, #1
 80016d2:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80016d4:	695a      	ldr	r2, [r3, #20]
 80016d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016da:	615a      	str	r2, [r3, #20]
}
 80016dc:	b002      	add	sp, #8
 80016de:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80016e0:	2001      	movs	r0, #1
 80016e2:	e7fb      	b.n	80016dc <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 80016e4:	2002      	movs	r0, #2
 80016e6:	e7f9      	b.n	80016dc <HAL_UART_Receive_DMA+0x78>
 80016e8:	0800172f 	.word	0x0800172f
 80016ec:	080017e5 	.word	0x080017e5
 80016f0:	080017f1 	.word	0x080017f1

080016f4 <HAL_UART_TxCpltCallback>:
 80016f4:	4770      	bx	lr

080016f6 <UART_DMATransmitCplt>:
{
 80016f6:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016f8:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016fa:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f013 0320 	ands.w	r3, r3, #32
 8001702:	d10a      	bne.n	800171a <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 8001704:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001706:	6813      	ldr	r3, [r2, #0]
 8001708:	695a      	ldr	r2, [r3, #20]
 800170a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800170e:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001710:	68da      	ldr	r2, [r3, #12]
 8001712:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001716:	60da      	str	r2, [r3, #12]
 8001718:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800171a:	4610      	mov	r0, r2
 800171c:	f7ff ffea 	bl	80016f4 <HAL_UART_TxCpltCallback>
 8001720:	bd08      	pop	{r3, pc}

08001722 <HAL_UART_TxHalfCpltCallback>:
 8001722:	4770      	bx	lr

08001724 <UART_DMATxHalfCplt>:
{
 8001724:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8001726:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001728:	f7ff fffb 	bl	8001722 <HAL_UART_TxHalfCpltCallback>
 800172c:	bd08      	pop	{r3, pc}

0800172e <UART_DMAReceiveCplt>:
{
 800172e:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001730:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001732:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f013 0320 	ands.w	r3, r3, #32
 800173a:	d110      	bne.n	800175e <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 800173c:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800173e:	6813      	ldr	r3, [r2, #0]
 8001740:	68d9      	ldr	r1, [r3, #12]
 8001742:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001746:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001748:	6959      	ldr	r1, [r3, #20]
 800174a:	f021 0101 	bic.w	r1, r1, #1
 800174e:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001750:	6959      	ldr	r1, [r3, #20]
 8001752:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8001756:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8001758:	2320      	movs	r3, #32
 800175a:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 800175e:	4610      	mov	r0, r2
 8001760:	f000 fce0 	bl	8002124 <HAL_UART_RxCpltCallback>
 8001764:	bd08      	pop	{r3, pc}

08001766 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001766:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 800176a:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800176c:	2b22      	cmp	r3, #34	; 0x22
 800176e:	d136      	bne.n	80017de <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001770:	6883      	ldr	r3, [r0, #8]
 8001772:	6901      	ldr	r1, [r0, #16]
 8001774:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001778:	6802      	ldr	r2, [r0, #0]
 800177a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800177c:	d123      	bne.n	80017c6 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800177e:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001780:	b9e9      	cbnz	r1, 80017be <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001782:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001786:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800178a:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 800178c:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 800178e:	3c01      	subs	r4, #1
 8001790:	b2a4      	uxth	r4, r4
 8001792:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001794:	b98c      	cbnz	r4, 80017ba <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001796:	6803      	ldr	r3, [r0, #0]
 8001798:	68da      	ldr	r2, [r3, #12]
 800179a:	f022 0220 	bic.w	r2, r2, #32
 800179e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80017a0:	68da      	ldr	r2, [r3, #12]
 80017a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80017a6:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80017a8:	695a      	ldr	r2, [r3, #20]
 80017aa:	f022 0201 	bic.w	r2, r2, #1
 80017ae:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80017b0:	2320      	movs	r3, #32
 80017b2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80017b6:	f000 fcb5 	bl	8002124 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 80017ba:	2000      	movs	r0, #0
}
 80017bc:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80017be:	b2d2      	uxtb	r2, r2
 80017c0:	f823 2b01 	strh.w	r2, [r3], #1
 80017c4:	e7e1      	b.n	800178a <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 80017c6:	b921      	cbnz	r1, 80017d2 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80017c8:	1c59      	adds	r1, r3, #1
 80017ca:	6852      	ldr	r2, [r2, #4]
 80017cc:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80017ce:	701a      	strb	r2, [r3, #0]
 80017d0:	e7dc      	b.n	800178c <UART_Receive_IT+0x26>
 80017d2:	6852      	ldr	r2, [r2, #4]
 80017d4:	1c59      	adds	r1, r3, #1
 80017d6:	6281      	str	r1, [r0, #40]	; 0x28
 80017d8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80017dc:	e7f7      	b.n	80017ce <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80017de:	2002      	movs	r0, #2
 80017e0:	bd10      	pop	{r4, pc}

080017e2 <HAL_UART_RxHalfCpltCallback>:
 80017e2:	4770      	bx	lr

080017e4 <UART_DMARxHalfCplt>:
{
 80017e4:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 80017e6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80017e8:	f7ff fffb 	bl	80017e2 <HAL_UART_RxHalfCpltCallback>
 80017ec:	bd08      	pop	{r3, pc}

080017ee <HAL_UART_ErrorCallback>:
 80017ee:	4770      	bx	lr

080017f0 <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017f0:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 80017f2:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80017f4:	680b      	ldr	r3, [r1, #0]
 80017f6:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80017f8:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 80017fc:	2821      	cmp	r0, #33	; 0x21
 80017fe:	d10a      	bne.n	8001816 <UART_DMAError+0x26>
 8001800:	0612      	lsls	r2, r2, #24
 8001802:	d508      	bpl.n	8001816 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8001804:	2200      	movs	r2, #0
 8001806:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001808:	68da      	ldr	r2, [r3, #12]
 800180a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800180e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001810:	2220      	movs	r2, #32
 8001812:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8001816:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001818:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 800181c:	2a22      	cmp	r2, #34	; 0x22
 800181e:	d106      	bne.n	800182e <UART_DMAError+0x3e>
 8001820:	065b      	lsls	r3, r3, #25
 8001822:	d504      	bpl.n	800182e <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8001824:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8001826:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 8001828:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800182a:	f7ff fd83 	bl	8001334 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800182e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8001830:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001832:	f043 0310 	orr.w	r3, r3, #16
 8001836:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8001838:	f7ff ffd9 	bl	80017ee <HAL_UART_ErrorCallback>
 800183c:	bd08      	pop	{r3, pc}
	...

08001840 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001840:	6803      	ldr	r3, [r0, #0]
{
 8001842:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001844:	681a      	ldr	r2, [r3, #0]
{
 8001846:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8001848:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800184a:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800184c:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 800184e:	d107      	bne.n	8001860 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001850:	0696      	lsls	r6, r2, #26
 8001852:	d55a      	bpl.n	800190a <HAL_UART_IRQHandler+0xca>
 8001854:	068d      	lsls	r5, r1, #26
 8001856:	d558      	bpl.n	800190a <HAL_UART_IRQHandler+0xca>
}
 8001858:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800185c:	f7ff bf83 	b.w	8001766 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001860:	f015 0501 	ands.w	r5, r5, #1
 8001864:	d102      	bne.n	800186c <HAL_UART_IRQHandler+0x2c>
 8001866:	f411 7f90 	tst.w	r1, #288	; 0x120
 800186a:	d04e      	beq.n	800190a <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800186c:	07d3      	lsls	r3, r2, #31
 800186e:	d505      	bpl.n	800187c <HAL_UART_IRQHandler+0x3c>
 8001870:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001872:	bf42      	ittt	mi
 8001874:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8001876:	f043 0301 	orrmi.w	r3, r3, #1
 800187a:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800187c:	0750      	lsls	r0, r2, #29
 800187e:	d504      	bpl.n	800188a <HAL_UART_IRQHandler+0x4a>
 8001880:	b11d      	cbz	r5, 800188a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001882:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800188a:	0793      	lsls	r3, r2, #30
 800188c:	d504      	bpl.n	8001898 <HAL_UART_IRQHandler+0x58>
 800188e:	b11d      	cbz	r5, 8001898 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001890:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001892:	f043 0304 	orr.w	r3, r3, #4
 8001896:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001898:	0716      	lsls	r6, r2, #28
 800189a:	d504      	bpl.n	80018a6 <HAL_UART_IRQHandler+0x66>
 800189c:	b11d      	cbz	r5, 80018a6 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800189e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80018a0:	f043 0308 	orr.w	r3, r3, #8
 80018a4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80018a6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d066      	beq.n	800197a <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80018ac:	0695      	lsls	r5, r2, #26
 80018ae:	d504      	bpl.n	80018ba <HAL_UART_IRQHandler+0x7a>
 80018b0:	0688      	lsls	r0, r1, #26
 80018b2:	d502      	bpl.n	80018ba <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80018b4:	4620      	mov	r0, r4
 80018b6:	f7ff ff56 	bl	8001766 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80018ba:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80018bc:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80018be:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80018c0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80018c2:	0711      	lsls	r1, r2, #28
 80018c4:	d402      	bmi.n	80018cc <HAL_UART_IRQHandler+0x8c>
 80018c6:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80018ca:	d01a      	beq.n	8001902 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 80018cc:	f7ff fd32 	bl	8001334 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018d0:	6823      	ldr	r3, [r4, #0]
 80018d2:	695a      	ldr	r2, [r3, #20]
 80018d4:	0652      	lsls	r2, r2, #25
 80018d6:	d510      	bpl.n	80018fa <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80018d8:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80018da:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80018dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018e0:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80018e2:	b150      	cbz	r0, 80018fa <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80018e4:	4b25      	ldr	r3, [pc, #148]	; (800197c <HAL_UART_IRQHandler+0x13c>)
 80018e6:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80018e8:	f7fe fde8 	bl	80004bc <HAL_DMA_Abort_IT>
 80018ec:	2800      	cmp	r0, #0
 80018ee:	d044      	beq.n	800197a <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80018f0:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80018f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80018f6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80018f8:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80018fa:	4620      	mov	r0, r4
 80018fc:	f7ff ff77 	bl	80017ee <HAL_UART_ErrorCallback>
 8001900:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001902:	f7ff ff74 	bl	80017ee <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001906:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001908:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800190a:	0616      	lsls	r6, r2, #24
 800190c:	d527      	bpl.n	800195e <HAL_UART_IRQHandler+0x11e>
 800190e:	060d      	lsls	r5, r1, #24
 8001910:	d525      	bpl.n	800195e <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8001912:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001916:	2a21      	cmp	r2, #33	; 0x21
 8001918:	d12f      	bne.n	800197a <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800191a:	68a2      	ldr	r2, [r4, #8]
 800191c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001920:	6a22      	ldr	r2, [r4, #32]
 8001922:	d117      	bne.n	8001954 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001924:	8811      	ldrh	r1, [r2, #0]
 8001926:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800192a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800192c:	6921      	ldr	r1, [r4, #16]
 800192e:	b979      	cbnz	r1, 8001950 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8001930:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8001932:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8001934:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001936:	3a01      	subs	r2, #1
 8001938:	b292      	uxth	r2, r2
 800193a:	84e2      	strh	r2, [r4, #38]	; 0x26
 800193c:	b9ea      	cbnz	r2, 800197a <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800193e:	68da      	ldr	r2, [r3, #12]
 8001940:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001944:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001946:	68da      	ldr	r2, [r3, #12]
 8001948:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800194c:	60da      	str	r2, [r3, #12]
 800194e:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8001950:	3201      	adds	r2, #1
 8001952:	e7ee      	b.n	8001932 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001954:	1c51      	adds	r1, r2, #1
 8001956:	6221      	str	r1, [r4, #32]
 8001958:	7812      	ldrb	r2, [r2, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	e7ea      	b.n	8001934 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800195e:	0650      	lsls	r0, r2, #25
 8001960:	d50b      	bpl.n	800197a <HAL_UART_IRQHandler+0x13a>
 8001962:	064a      	lsls	r2, r1, #25
 8001964:	d509      	bpl.n	800197a <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001966:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001968:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800196a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800196e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001970:	2320      	movs	r3, #32
 8001972:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001976:	f7ff febd 	bl	80016f4 <HAL_UART_TxCpltCallback>
 800197a:	bd70      	pop	{r4, r5, r6, pc}
 800197c:	08001981 	.word	0x08001981

08001980 <UART_DMAAbortOnError>:
{
 8001980:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8001982:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001984:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8001986:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001988:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800198a:	f7ff ff30 	bl	80017ee <HAL_UART_ErrorCallback>
 800198e:	bd08      	pop	{r3, pc}

08001990 <Firmware_BootStart_Signal>:
 * Header Check Function
 * ***/
#define Bluecell_BootStart 0x0b


void Firmware_BootStart_Signal(){
 8001990:	b507      	push	{r0, r1, r2, lr}
    uint8_t bootdata[5] = {0xbe,Bluecell_BootStart,0x02,0,0xeb};
 8001992:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <Firmware_BootStart_Signal+0x30>)
    bootdata[bluecell_crc] = STH30_CreateCrc(&bootdata[bluecell_type],bootdata[bluecell_length]);
 8001994:	2102      	movs	r1, #2
    uint8_t bootdata[5] = {0xbe,Bluecell_BootStart,0x02,0,0xeb};
 8001996:	6818      	ldr	r0, [r3, #0]
 8001998:	791b      	ldrb	r3, [r3, #4]
 800199a:	9000      	str	r0, [sp, #0]
    bootdata[bluecell_crc] = STH30_CreateCrc(&bootdata[bluecell_type],bootdata[bluecell_length]);
 800199c:	f10d 0001 	add.w	r0, sp, #1
    uint8_t bootdata[5] = {0xbe,Bluecell_BootStart,0x02,0,0xeb};
 80019a0:	f88d 3004 	strb.w	r3, [sp, #4]
    bootdata[bluecell_crc] = STH30_CreateCrc(&bootdata[bluecell_type],bootdata[bluecell_length]);
 80019a4:	f000 f866 	bl	8001a74 <STH30_CreateCrc>
    Uart1_Data_Send(&bootdata[bluecell_stx],bootdata[bluecell_length] + 3); 
 80019a8:	f89d 1002 	ldrb.w	r1, [sp, #2]
    bootdata[bluecell_crc] = STH30_CreateCrc(&bootdata[bluecell_type],bootdata[bluecell_length]);
 80019ac:	f88d 0003 	strb.w	r0, [sp, #3]
    Uart1_Data_Send(&bootdata[bluecell_stx],bootdata[bluecell_length] + 3); 
 80019b0:	3103      	adds	r1, #3
 80019b2:	4668      	mov	r0, sp
 80019b4:	f000 fbdc 	bl	8002170 <Uart1_Data_Send>
}
 80019b8:	b003      	add	sp, #12
 80019ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80019be:	bf00      	nop
 80019c0:	080032a4 	.word	0x080032a4

080019c4 <FirmwareUpdateStart>:

void FirmwareUpdateStart(uint8_t* data){
 80019c4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80019c6:	4604      	mov	r4, r0
    uint8_t ret = 0,crccheck = 0;
    uint8_t tempdata[5] = {0xbe,FirmwareUpdataAck,0x02,0,0xbe};
 80019c8:	4b26      	ldr	r3, [pc, #152]	; (8001a64 <FirmwareUpdateStart+0xa0>)
    crccheck = STH30_CheckCrc(&data[bluecell_type],data[bluecell_length],data[data[bluecell_length] + 1]);
 80019ca:	78a1      	ldrb	r1, [r4, #2]
    uint8_t tempdata[5] = {0xbe,FirmwareUpdataAck,0x02,0,0xbe};
 80019cc:	6818      	ldr	r0, [r3, #0]
 80019ce:	791b      	ldrb	r3, [r3, #4]
 80019d0:	9000      	str	r0, [sp, #0]
 80019d2:	f88d 3004 	strb.w	r3, [sp, #4]
    crccheck = STH30_CheckCrc(&data[bluecell_type],data[bluecell_length],data[data[bluecell_length] + 1]);
 80019d6:	1863      	adds	r3, r4, r1
 80019d8:	785a      	ldrb	r2, [r3, #1]
 80019da:	1c60      	adds	r0, r4, #1
 80019dc:	f000 f865 	bl	8001aaa <STH30_CheckCrc>
    if(crccheck == NO_ERROR){
 80019e0:	b2c0      	uxtb	r0, r0
 80019e2:	2801      	cmp	r0, #1
 80019e4:	d00b      	beq.n	80019fe <FirmwareUpdateStart+0x3a>
 80019e6:	2300      	movs	r3, #0
            ret = Flash_write(&data[0]);
        if(ret == 1)
            tempdata[bluecell_type] = FirmwareUpdataNak;
    }else{
        for(uint8_t i = 0; i < data[bluecell_length] + 3; i++)
            printf("%02x ",data[i]);
 80019e8:	4e1f      	ldr	r6, [pc, #124]	; (8001a68 <FirmwareUpdateStart+0xa4>)
        for(uint8_t i = 0; i < data[bluecell_length] + 3; i++)
 80019ea:	78a2      	ldrb	r2, [r4, #2]
 80019ec:	1c5d      	adds	r5, r3, #1
 80019ee:	3202      	adds	r2, #2
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	429a      	cmp	r2, r3
 80019f4:	da2f      	bge.n	8001a56 <FirmwareUpdateStart+0x92>
        printf("Check Sum error \n");
 80019f6:	481d      	ldr	r0, [pc, #116]	; (8001a6c <FirmwareUpdateStart+0xa8>)
 80019f8:	f000 fc8e 	bl	8002318 <puts>
 80019fc:	e00d      	b.n	8001a1a <FirmwareUpdateStart+0x56>
        tempdata[bluecell_type] = FirmwareUpdataAck;
 80019fe:	2311      	movs	r3, #17
 8001a00:	f88d 3001 	strb.w	r3, [sp, #1]
        if(data[bluecell_type] == 0xDD || data[bluecell_type] == 0xEE)//Start Firmware byte
 8001a04:	7863      	ldrb	r3, [r4, #1]
 8001a06:	2bdd      	cmp	r3, #221	; 0xdd
 8001a08:	d001      	beq.n	8001a0e <FirmwareUpdateStart+0x4a>
 8001a0a:	2bee      	cmp	r3, #238	; 0xee
 8001a0c:	d108      	bne.n	8001a20 <FirmwareUpdateStart+0x5c>
            ret = Flash_write(&data[0]);
 8001a0e:	4620      	mov	r0, r4
 8001a10:	f000 f8be 	bl	8001b90 <Flash_write>
        if(ret == 1)
 8001a14:	b2c0      	uxtb	r0, r0
 8001a16:	2801      	cmp	r0, #1
 8001a18:	d102      	bne.n	8001a20 <FirmwareUpdateStart+0x5c>
        tempdata[bluecell_type] = FirmwareUpdataNak;
 8001a1a:	2322      	movs	r3, #34	; 0x22
 8001a1c:	f88d 3001 	strb.w	r3, [sp, #1]
    }
    tempdata[bluecell_crc] = STH30_CreateCrc(&tempdata[bluecell_type],tempdata[bluecell_length]);
 8001a20:	f89d 1002 	ldrb.w	r1, [sp, #2]
 8001a24:	f10d 0001 	add.w	r0, sp, #1
 8001a28:	f000 f824 	bl	8001a74 <STH30_CreateCrc>
    if(data[bluecell_type] != 0xEE && data[bluecell_type] != Bluecell_Reset){
 8001a2c:	7863      	ldrb	r3, [r4, #1]
    tempdata[bluecell_crc] = STH30_CreateCrc(&tempdata[bluecell_type],tempdata[bluecell_length]);
 8001a2e:	f88d 0003 	strb.w	r0, [sp, #3]
    if(data[bluecell_type] != 0xEE && data[bluecell_type] != Bluecell_Reset){
 8001a32:	2bee      	cmp	r3, #238	; 0xee
 8001a34:	d007      	beq.n	8001a46 <FirmwareUpdateStart+0x82>
 8001a36:	2b0a      	cmp	r3, #10
 8001a38:	d005      	beq.n	8001a46 <FirmwareUpdateStart+0x82>
        Uart1_Data_Send(&tempdata[bluecell_stx],tempdata[bluecell_length] + 3); 
 8001a3a:	f89d 1002 	ldrb.w	r1, [sp, #2]
 8001a3e:	4668      	mov	r0, sp
 8001a40:	3103      	adds	r1, #3
 8001a42:	f000 fb95 	bl	8002170 <Uart1_Data_Send>
    }
    if(data[bluecell_type] == 0xEE)
 8001a46:	7863      	ldrb	r3, [r4, #1]
 8001a48:	2bee      	cmp	r3, #238	; 0xee
 8001a4a:	d102      	bne.n	8001a52 <FirmwareUpdateStart+0x8e>
        printf("update Complete \n");
 8001a4c:	4808      	ldr	r0, [pc, #32]	; (8001a70 <FirmwareUpdateStart+0xac>)
 8001a4e:	f000 fc63 	bl	8002318 <puts>
}
 8001a52:	b002      	add	sp, #8
 8001a54:	bd70      	pop	{r4, r5, r6, pc}
            printf("%02x ",data[i]);
 8001a56:	5ce1      	ldrb	r1, [r4, r3]
 8001a58:	4630      	mov	r0, r6
 8001a5a:	f000 fbe9 	bl	8002230 <iprintf>
 8001a5e:	462b      	mov	r3, r5
 8001a60:	e7c3      	b.n	80019ea <FirmwareUpdateStart+0x26>
 8001a62:	bf00      	nop
 8001a64:	080032a9 	.word	0x080032a9
 8001a68:	080032ae 	.word	0x080032ae
 8001a6c:	080032b4 	.word	0x080032b4
 8001a70:	080032c5 	.word	0x080032c5

08001a74 <STH30_CreateCrc>:
	}
	return(crc16 == checksum ? CHECKSUM_ERROR : NO_ERROR );
}

uint8_t STH30_CreateCrc(uint8_t *data, uint8_t nbrOfBytes)
{
 8001a74:	b510      	push	{r4, lr}
  uint8_t bit;        // bit mask
  uint8_t crc = 0xFF; // calculated checksum
 8001a76:	23ff      	movs	r3, #255	; 0xff
  uint8_t byteCtr;    // byte counter

  // calculates 8-Bit checksum with given polynomial
  for(byteCtr = 0; byteCtr < nbrOfBytes; byteCtr++)
 8001a78:	4604      	mov	r4, r0
 8001a7a:	1a22      	subs	r2, r4, r0
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	4291      	cmp	r1, r2
 8001a80:	d801      	bhi.n	8001a86 <STH30_CreateCrc+0x12>
      if(crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
      else           crc = (crc << 1);
    }
  }
  return crc;
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	bd10      	pop	{r4, pc}
    crc ^= (data[byteCtr]);
 8001a86:	f814 2b01 	ldrb.w	r2, [r4], #1
 8001a8a:	4053      	eors	r3, r2
 8001a8c:	2208      	movs	r2, #8
      if(crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
 8001a8e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001a92:	f102 32ff 	add.w	r2, r2, #4294967295
 8001a96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001a9a:	bf18      	it	ne
 8001a9c:	f083 0331 	eorne.w	r3, r3, #49	; 0x31
    for(bit = 8; bit > 0; --bit)
 8001aa0:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
      else           crc = (crc << 1);
 8001aa4:	b2db      	uxtb	r3, r3
    for(bit = 8; bit > 0; --bit)
 8001aa6:	d1f2      	bne.n	8001a8e <STH30_CreateCrc+0x1a>
 8001aa8:	e7e7      	b.n	8001a7a <STH30_CreateCrc+0x6>

08001aaa <STH30_CheckCrc>:
etError STH30_CheckCrc(uint8_t *data, uint8_t nbrOfBytes, uint8_t checksum)
{
 8001aaa:	b530      	push	{r4, r5, lr}
  uint8_t bit;        // bit mask
  uint8_t crc = 0xFF; // calculated checksum
 8001aac:	23ff      	movs	r3, #255	; 0xff
  uint8_t byteCtr;    // byte counter

  // calculates 8-Bit checksum with given polynomial
  for(byteCtr = 0; byteCtr < nbrOfBytes; byteCtr++)
 8001aae:	4605      	mov	r5, r0
 8001ab0:	1a2c      	subs	r4, r5, r0
 8001ab2:	b2e4      	uxtb	r4, r4
 8001ab4:	42a1      	cmp	r1, r4
 8001ab6:	d803      	bhi.n	8001ac0 <STH30_CheckCrc+0x16>
      else           crc = (crc << 1);
    }
  }
  if(crc != checksum) return CHECKSUM_ERROR;
  else                return NO_ERROR;
}
 8001ab8:	1a9b      	subs	r3, r3, r2
 8001aba:	4258      	negs	r0, r3
 8001abc:	4158      	adcs	r0, r3
 8001abe:	bd30      	pop	{r4, r5, pc}
    crc ^= (data[byteCtr]);
 8001ac0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001ac4:	4063      	eors	r3, r4
 8001ac6:	2408      	movs	r4, #8
      if(crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
 8001ac8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001acc:	f104 34ff 	add.w	r4, r4, #4294967295
 8001ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001ad4:	bf18      	it	ne
 8001ad6:	f083 0331 	eorne.w	r3, r3, #49	; 0x31
    for(bit = 8; bit > 0; --bit)
 8001ada:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
      else           crc = (crc << 1);
 8001ade:	b2db      	uxtb	r3, r3
    for(bit = 8; bit > 0; --bit)
 8001ae0:	d1f2      	bne.n	8001ac8 <STH30_CheckCrc+0x1e>
 8001ae2:	e7e5      	b.n	8001ab0 <STH30_CheckCrc+0x6>

08001ae4 <Jump_App>:
uint32_t Address = FLASH_USER_START_ADDR;

typedef void (*fptr)(void);
fptr jump_to_app;
uint32_t jump_addr;
void Jump_App(void){
 8001ae4:	b5b0      	push	{r4, r5, r7, lr}
    __HAL_RCC_TIM6_CLK_DISABLE(); // 留ㅼ씤???占쏙옙癒몌옙?? ?占쏙옙占�??占쏙옙?占쏙옙?占쏙옙
 8001ae6:	4a0d      	ldr	r2, [pc, #52]	; (8001b1c <Jump_App+0x38>)
void Jump_App(void){
 8001ae8:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM6_CLK_DISABLE(); // 留ㅼ씤???占쏙옙癒몌옙?? ?占쏙옙占�??占쏙옙?占쏙옙?占쏙옙
 8001aea:	69d3      	ldr	r3, [r2, #28]
    printf("boot loader start\n");               //硫붿꽭占�? 異쒕젰
 8001aec:	480c      	ldr	r0, [pc, #48]	; (8001b20 <Jump_App+0x3c>)
    __HAL_RCC_TIM6_CLK_DISABLE(); // 留ㅼ씤???占쏙옙癒몌옙?? ?占쏙옙占�??占쏙옙?占쏙옙?占쏙옙
 8001aee:	f023 0310 	bic.w	r3, r3, #16
 8001af2:	61d3      	str	r3, [r2, #28]
    printf("boot loader start\n");               //硫붿꽭占�? 異쒕젰
 8001af4:	f000 fc10 	bl	8002318 <puts>
    jump_addr = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8001af8:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <Jump_App+0x40>)
 8001afa:	4a0b      	ldr	r2, [pc, #44]	; (8001b28 <Jump_App+0x44>)
 8001afc:	681b      	ldr	r3, [r3, #0]
    jump_to_app = (fptr) jump_addr;
 8001afe:	4c0b      	ldr	r4, [pc, #44]	; (8001b2c <Jump_App+0x48>)
    
    /* init user app's sp */
    printf("jump!\n");
 8001b00:	480b      	ldr	r0, [pc, #44]	; (8001b30 <Jump_App+0x4c>)
    jump_addr = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8001b02:	6013      	str	r3, [r2, #0]
    jump_to_app = (fptr) jump_addr;
 8001b04:	6023      	str	r3, [r4, #0]
    printf("jump!\n");
 8001b06:	f000 fc07 	bl	8002318 <puts>
    __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <Jump_App+0x50>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 8001b0e:	f383 8808 	msr	MSP, r3
    jump_to_app();
 8001b12:	6823      	ldr	r3, [r4, #0]
}
 8001b14:	46bd      	mov	sp, r7
 8001b16:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
    jump_to_app();
 8001b1a:	4718      	bx	r3
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	080032f1 	.word	0x080032f1
 8001b24:	08004004 	.word	0x08004004
 8001b28:	200004f0 	.word	0x200004f0
 8001b2c:	200004f4 	.word	0x200004f4
 8001b30:	08003303 	.word	0x08003303
 8001b34:	08004000 	.word	0x08004000

08001b38 <Flash_RGB_Data_Write>:
    }
#endif // PYJ.2019.03.27_END -- 

}

uint8_t Flash_RGB_Data_Write(uint8_t* data){
 8001b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint16_t Firmdata = 0;
    uint8_t ret = 0;
    for(uint8_t i = 0; i < data[bluecell_length] - 2; i+=2){
 8001b3c:	2400      	movs	r4, #0
uint8_t Flash_RGB_Data_Write(uint8_t* data){
 8001b3e:	4607      	mov	r7, r0
    uint8_t ret = 0;
 8001b40:	4626      	mov	r6, r4
        Firmdata  = ((data[(bluecell_length + 1) + i]) & 0x00FF);
        Firmdata  += ((data[(bluecell_length + 1) + (i + 1)] << 8) & 0xFF00);
        if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,Address ,   (uint16_t)Firmdata) != HAL_OK){
 8001b42:	4d11      	ldr	r5, [pc, #68]	; (8001b88 <Flash_RGB_Data_Write+0x50>)
            printf("HAL NOT OK \n");
 8001b44:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8001b8c <Flash_RGB_Data_Write+0x54>
    for(uint8_t i = 0; i < data[bluecell_length] - 2; i+=2){
 8001b48:	78bb      	ldrb	r3, [r7, #2]
 8001b4a:	3b02      	subs	r3, #2
 8001b4c:	429c      	cmp	r4, r3
 8001b4e:	db02      	blt.n	8001b56 <Flash_RGB_Data_Write+0x1e>
        Address += 2;
        //if(!(i%FirmwareUpdateDelay))
        HAL_Delay(1);
    }
    return ret;
}
 8001b50:	4630      	mov	r0, r6
 8001b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        Firmdata  = ((data[(bluecell_length + 1) + i]) & 0x00FF);
 8001b56:	193b      	adds	r3, r7, r4
 8001b58:	78da      	ldrb	r2, [r3, #3]
        Firmdata  += ((data[(bluecell_length + 1) + (i + 1)] << 8) & 0xFF00);
 8001b5a:	791b      	ldrb	r3, [r3, #4]
        if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,Address ,   (uint16_t)Firmdata) != HAL_OK){
 8001b5c:	6829      	ldr	r1, [r5, #0]
        Firmdata  += ((data[(bluecell_length + 1) + (i + 1)] << 8) & 0xFF00);
 8001b5e:	eb02 2203 	add.w	r2, r2, r3, lsl #8
        if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,Address ,   (uint16_t)Firmdata) != HAL_OK){
 8001b62:	b292      	uxth	r2, r2
 8001b64:	2300      	movs	r3, #0
 8001b66:	2001      	movs	r0, #1
 8001b68:	f7fe fe60 	bl	800082c <HAL_FLASH_Program>
 8001b6c:	b118      	cbz	r0, 8001b76 <Flash_RGB_Data_Write+0x3e>
            printf("HAL NOT OK \n");
 8001b6e:	4640      	mov	r0, r8
 8001b70:	f000 fbd2 	bl	8002318 <puts>
            ret = 1;
 8001b74:	2601      	movs	r6, #1
        Address += 2;
 8001b76:	682b      	ldr	r3, [r5, #0]
        HAL_Delay(1);
 8001b78:	2001      	movs	r0, #1
        Address += 2;
 8001b7a:	3302      	adds	r3, #2
    for(uint8_t i = 0; i < data[bluecell_length] - 2; i+=2){
 8001b7c:	3402      	adds	r4, #2
        Address += 2;
 8001b7e:	602b      	str	r3, [r5, #0]
    for(uint8_t i = 0; i < data[bluecell_length] - 2; i+=2){
 8001b80:	b2e4      	uxtb	r4, r4
        HAL_Delay(1);
 8001b82:	f7fe fba3 	bl	80002cc <HAL_Delay>
 8001b86:	e7df      	b.n	8001b48 <Flash_RGB_Data_Write+0x10>
 8001b88:	20000008 	.word	0x20000008
 8001b8c:	080032d6 	.word	0x080032d6

08001b90 <Flash_write>:
    /*Variable used for Erase procedure*/
    static FLASH_EraseInitTypeDef EraseInitStruct;
    static uint32_t PAGEError = 0;
    uint8_t ret = 0;
    /* Fill EraseInit structure*/
    EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001b90:	2300      	movs	r3, #0
{
 8001b92:	b573      	push	{r0, r1, r4, r5, r6, lr}
    EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001b94:	4d16      	ldr	r5, [pc, #88]	; (8001bf0 <Flash_write+0x60>)
    EraseInitStruct.PageAddress = FLASH_USER_START_ADDR;
    EraseInitStruct.NbPages     = (FLASH_USER_END_ADDR - FLASH_USER_START_ADDR) / FLASH_PAGE_SIZE;

    __HAL_RCC_TIM6_CLK_DISABLE(); // 留ㅼ씤???占쏙옙癒몌옙?? ?占쏙옙占�??占쏙옙?占쏙옙?占쏙옙
 8001b96:	4c17      	ldr	r4, [pc, #92]	; (8001bf4 <Flash_write+0x64>)
    EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001b98:	602b      	str	r3, [r5, #0]
    EraseInitStruct.PageAddress = FLASH_USER_START_ADDR;
 8001b9a:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <Flash_write+0x68>)
{
 8001b9c:	4606      	mov	r6, r0
    EraseInitStruct.PageAddress = FLASH_USER_START_ADDR;
 8001b9e:	60ab      	str	r3, [r5, #8]
    EraseInitStruct.NbPages     = (FLASH_USER_END_ADDR - FLASH_USER_START_ADDR) / FLASH_PAGE_SIZE;
 8001ba0:	231f      	movs	r3, #31
 8001ba2:	60eb      	str	r3, [r5, #12]
    __HAL_RCC_TIM6_CLK_DISABLE(); // 留ㅼ씤???占쏙옙癒몌옙?? ?占쏙옙占�??占쏙옙?占쏙옙?占쏙옙
 8001ba4:	69e3      	ldr	r3, [r4, #28]
 8001ba6:	f023 0310 	bic.w	r3, r3, #16
 8001baa:	61e3      	str	r3, [r4, #28]
    HAL_FLASH_Unlock(); // lock ??占�?
 8001bac:	f7fe fdf8 	bl	80007a0 <HAL_FLASH_Unlock>
    if(flashinit == 0){
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <Flash_write+0x6c>)
 8001bb2:	781a      	ldrb	r2, [r3, #0]
 8001bb4:	b94a      	cbnz	r2, 8001bca <Flash_write+0x3a>
        flashinit= 1;
 8001bb6:	2201      	movs	r2, #1
        //FLASH_PageErase(StartAddr);
        if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK){
 8001bb8:	4911      	ldr	r1, [pc, #68]	; (8001c00 <Flash_write+0x70>)
 8001bba:	4628      	mov	r0, r5
        flashinit= 1;
 8001bbc:	701a      	strb	r2, [r3, #0]
        if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK){
 8001bbe:	f7fe fe9f 	bl	8000900 <HAL_FLASHEx_Erase>
 8001bc2:	b110      	cbz	r0, 8001bca <Flash_write+0x3a>
            printf("Erase Failed \r\n");
 8001bc4:	480f      	ldr	r0, [pc, #60]	; (8001c04 <Flash_write+0x74>)
 8001bc6:	f000 fba7 	bl	8002318 <puts>
        }
    }
//    FLASH_If_Erase();
    ret = Flash_RGB_Data_Write(&data[bluecell_stx]);
 8001bca:	4630      	mov	r0, r6
 8001bcc:	f7ff ffb4 	bl	8001b38 <Flash_RGB_Data_Write>
 8001bd0:	4605      	mov	r5, r0
    HAL_FLASH_Lock(); // lock ?占쏙옙洹멸린
 8001bd2:	f7fe fdf7 	bl	80007c4 <HAL_FLASH_Lock>
    __HAL_RCC_TIM6_CLK_ENABLE(); // 留ㅼ씤???占쏙옙癒몌옙?? ?占쏙옙?占쏙옙?占쏙옙?占쏙옙?占쏙옙?占쏙옙

    return ret;

}
 8001bd6:	4628      	mov	r0, r5
    __HAL_RCC_TIM6_CLK_ENABLE(); // 留ㅼ씤???占쏙옙癒몌옙?? ?占쏙옙?占쏙옙?占쏙옙?占쏙옙?占쏙옙?占쏙옙
 8001bd8:	69e3      	ldr	r3, [r4, #28]
 8001bda:	f043 0310 	orr.w	r3, r3, #16
 8001bde:	61e3      	str	r3, [r4, #28]
 8001be0:	69e3      	ldr	r3, [r4, #28]
 8001be2:	f003 0310 	and.w	r3, r3, #16
 8001be6:	9301      	str	r3, [sp, #4]
 8001be8:	9b01      	ldr	r3, [sp, #4]
}
 8001bea:	b002      	add	sp, #8
 8001bec:	bd70      	pop	{r4, r5, r6, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000094 	.word	0x20000094
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	08004000 	.word	0x08004000
 8001bfc:	200000a8 	.word	0x200000a8
 8001c00:	200000a4 	.word	0x200000a4
 8001c04:	080032e2 	.word	0x080032e2

08001c08 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{

    if(htim->Instance == TIM6){
 8001c08:	6802      	ldr	r2, [r0, #0]
 8001c0a:	4b08      	ldr	r3, [pc, #32]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d10b      	bne.n	8001c28 <HAL_TIM_PeriodElapsedCallback+0x20>
        UartTimerCnt++;
 8001c10:	4a07      	ldr	r2, [pc, #28]	; (8001c30 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001c12:	6813      	ldr	r3, [r2, #0]
 8001c14:	3301      	adds	r3, #1
 8001c16:	6013      	str	r3, [r2, #0]
        LedTimerCnt++;
 8001c18:	4a06      	ldr	r2, [pc, #24]	; (8001c34 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001c1a:	6813      	ldr	r3, [r2, #0]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	6013      	str	r3, [r2, #0]
        FirmwareTimerCnt++;
 8001c20:	4a05      	ldr	r2, [pc, #20]	; (8001c38 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001c22:	6813      	ldr	r3, [r2, #0]
 8001c24:	3301      	adds	r3, #1
 8001c26:	6013      	str	r3, [r2, #0]
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	40001000 	.word	0x40001000
 8001c30:	200000b4 	.word	0x200000b4
 8001c34:	200000b0 	.word	0x200000b0
 8001c38:	200000ac 	.word	0x200000ac

08001c3c <_write>:
    }
}
int _write (int file, uint8_t *ptr, uint16_t len)
{
 8001c3c:	b510      	push	{r4, lr}
 8001c3e:	4614      	mov	r4, r2
    HAL_UART_Transmit (&huart1, ptr, len, 10);
 8001c40:	230a      	movs	r3, #10
 8001c42:	4802      	ldr	r0, [pc, #8]	; (8001c4c <_write+0x10>)
 8001c44:	f7ff fc78 	bl	8001538 <HAL_UART_Transmit>
    return len;
}
 8001c48:	4620      	mov	r0, r4
 8001c4a:	bd10      	pop	{r4, pc}
 8001c4c:	20000580 	.word	0x20000580

08001c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c50:	b510      	push	{r4, lr}
 8001c52:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c54:	2228      	movs	r2, #40	; 0x28
 8001c56:	2100      	movs	r1, #0
 8001c58:	a806      	add	r0, sp, #24
 8001c5a:	f000 fae1 	bl	8002220 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c5e:	2214      	movs	r2, #20
 8001c60:	2100      	movs	r1, #0
 8001c62:	a801      	add	r0, sp, #4
 8001c64:	f000 fadc 	bl	8002220 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c6c:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c6e:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c70:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL15;
 8001c72:	f44f 1350 	mov.w	r3, #3407872	; 0x340000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c76:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL15;
 8001c78:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c7a:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c7c:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c7e:	f7fe ff83 	bl	8000b88 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c82:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c84:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c88:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c8a:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c8c:	4621      	mov	r1, r4
 8001c8e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c90:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c92:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c94:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c96:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c98:	f7ff f93e 	bl	8000f18 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001c9c:	b010      	add	sp, #64	; 0x40
 8001c9e:	bd10      	pop	{r4, pc}

08001ca0 <main>:
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b088      	sub	sp, #32
  HAL_Init();
 8001ca4:	f7fe faee 	bl	8000284 <HAL_Init>
  SystemClock_Config();
 8001ca8:	f7ff ffd2 	bl	8001c50 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	2210      	movs	r2, #16

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cae:	4d5c      	ldr	r5, [pc, #368]	; (8001e20 <main+0x180>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	eb0d 0002 	add.w	r0, sp, r2
 8001cb6:	f000 fab3 	bl	8002220 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cba:	69ab      	ldr	r3, [r5, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001cbc:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbe:	f043 0304 	orr.w	r3, r3, #4
 8001cc2:	61ab      	str	r3, [r5, #24]
 8001cc4:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001cc6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cca:	f003 0304 	and.w	r3, r3, #4
 8001cce:	9302      	str	r3, [sp, #8]
 8001cd0:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cd2:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001cd4:	4853      	ldr	r0, [pc, #332]	; (8001e24 <main+0x184>)
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cda:	61ab      	str	r3, [r5, #24]
 8001cdc:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(BOOT_LED_GPIO_Port, BOOT_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2400      	movs	r4, #0
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce4:	9303      	str	r3, [sp, #12]
 8001ce6:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001ce8:	f7fe ff44 	bl	8000b74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BOOT_LED_GPIO_Port, BOOT_LED_Pin, GPIO_PIN_RESET);
 8001cec:	2200      	movs	r2, #0
 8001cee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cf2:	484d      	ldr	r0, [pc, #308]	; (8001e28 <main+0x188>)
 8001cf4:	f7fe ff3e 	bl	8000b74 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cf8:	2701      	movs	r7, #1
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001cfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfe:	2602      	movs	r6, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d00:	a904      	add	r1, sp, #16
 8001d02:	4848      	ldr	r0, [pc, #288]	; (8001e24 <main+0x184>)
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d04:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d06:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d08:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0c:	f7fe fe46 	bl	800099c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT_LED_Pin */
  GPIO_InitStruct.Pin = BOOT_LED_Pin;
 8001d10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(BOOT_LED_GPIO_Port, &GPIO_InitStruct);
 8001d14:	a904      	add	r1, sp, #16
 8001d16:	4844      	ldr	r0, [pc, #272]	; (8001e28 <main+0x188>)
  GPIO_InitStruct.Pin = BOOT_LED_Pin;
 8001d18:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1a:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d1c:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BOOT_LED_GPIO_Port, &GPIO_InitStruct);
 8001d20:	f7fe fe3c 	bl	800099c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d24:	696b      	ldr	r3, [r5, #20]
  huart1.Instance = USART1;
 8001d26:	4841      	ldr	r0, [pc, #260]	; (8001e2c <main+0x18c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d28:	433b      	orrs	r3, r7
 8001d2a:	616b      	str	r3, [r5, #20]
 8001d2c:	696b      	ldr	r3, [r5, #20]
  huart1.Init.BaudRate = 115200;
 8001d2e:	4a40      	ldr	r2, [pc, #256]	; (8001e30 <main+0x190>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d30:	403b      	ands	r3, r7
 8001d32:	9301      	str	r3, [sp, #4]
 8001d34:	9b01      	ldr	r3, [sp, #4]
  huart1.Init.BaudRate = 115200;
 8001d36:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001d3a:	e880 000c 	stmia.w	r0, {r2, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d3e:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d40:	6084      	str	r4, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d42:	6143      	str	r3, [r0, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d44:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d46:	6104      	str	r4, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d48:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d4a:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d4c:	f7ff fbc6 	bl	80014dc <HAL_UART_Init>
  htim6.Init.Prescaler = 6000 - 1;
 8001d50:	f241 736f 	movw	r3, #5999	; 0x176f
  htim6.Instance = TIM6;
 8001d54:	4d37      	ldr	r5, [pc, #220]	; (8001e34 <main+0x194>)
  htim6.Init.Prescaler = 6000 - 1;
 8001d56:	4938      	ldr	r1, [pc, #224]	; (8001e38 <main+0x198>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d58:	4628      	mov	r0, r5
  htim6.Init.Prescaler = 6000 - 1;
 8001d5a:	e885 000a 	stmia.w	r5, {r1, r3}
  htim6.Init.Period = 10 - 1;
 8001d5e:	2309      	movs	r3, #9
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d60:	60ac      	str	r4, [r5, #8]
  htim6.Init.Period = 10 - 1;
 8001d62:	60eb      	str	r3, [r5, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d64:	61ac      	str	r4, [r5, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d66:	9404      	str	r4, [sp, #16]
 8001d68:	9405      	str	r4, [sp, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d6a:	f7ff faa5 	bl	80012b8 <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d6e:	a904      	add	r1, sp, #16
 8001d70:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d72:	9404      	str	r4, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d74:	9405      	str	r4, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d76:	f7ff fab9 	bl	80012ec <HAL_TIMEx_MasterConfigSynchronization>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001d7a:	4622      	mov	r2, r4
 8001d7c:	4621      	mov	r1, r4
 8001d7e:	200f      	movs	r0, #15
 8001d80:	f7fe fac8 	bl	8000314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001d84:	200f      	movs	r0, #15
 8001d86:	f7fe faf9 	bl	800037c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d8a:	4622      	mov	r2, r4
 8001d8c:	4621      	mov	r1, r4
 8001d8e:	2025      	movs	r0, #37	; 0x25
 8001d90:	f7fe fac0 	bl	8000314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d94:	2025      	movs	r0, #37	; 0x25
 8001d96:	f7fe faf1 	bl	800037c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8001d9a:	4622      	mov	r2, r4
 8001d9c:	4621      	mov	r1, r4
 8001d9e:	2036      	movs	r0, #54	; 0x36
 8001da0:	f7fe fab8 	bl	8000314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001da4:	2036      	movs	r0, #54	; 0x36
 8001da6:	f7fe fae9 	bl	800037c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001daa:	4622      	mov	r2, r4
 8001dac:	4621      	mov	r1, r4
 8001dae:	200e      	movs	r0, #14
 8001db0:	f7fe fab0 	bl	8000314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001db4:	200e      	movs	r0, #14
 8001db6:	f7fe fae1 	bl	800037c <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim6);
 8001dba:	4628      	mov	r0, r5
 8001dbc:	f7ff f97e 	bl	80010bc <HAL_TIM_Base_Start_IT>
  setbuf(stdout, NULL);
 8001dc0:	4b1e      	ldr	r3, [pc, #120]	; (8001e3c <main+0x19c>)
 8001dc2:	4621      	mov	r1, r4
 8001dc4:	681b      	ldr	r3, [r3, #0]
	  if(LedTimerCnt > 500){HAL_GPIO_TogglePin(BOOT_LED_GPIO_Port,GPIO_PIN_14);LedTimerCnt = 0;}
 8001dc6:	4e18      	ldr	r6, [pc, #96]	; (8001e28 <main+0x188>)
  setbuf(stdout, NULL);
 8001dc8:	6898      	ldr	r0, [r3, #8]
 8001dca:	f000 faad 	bl	8002328 <setbuf>
  Firmware_BootStart_Signal();
 8001dce:	f7ff fddf 	bl	8001990 <Firmware_BootStart_Signal>
  InitUartQueue(&TerminalQueue);
 8001dd2:	481b      	ldr	r0, [pc, #108]	; (8001e40 <main+0x1a0>)
 8001dd4:	f000 f95c 	bl	8002090 <InitUartQueue>
	  while (TerminalQueue.data > 0 && UartTimerCnt > 30) GetDataFromUartQueue(&hTerminal);
 8001dd8:	4d1a      	ldr	r5, [pc, #104]	; (8001e44 <main+0x1a4>)
	  if(LedTimerCnt > 500){HAL_GPIO_TogglePin(BOOT_LED_GPIO_Port,GPIO_PIN_14);LedTimerCnt = 0;}
 8001dda:	4c1b      	ldr	r4, [pc, #108]	; (8001e48 <main+0x1a8>)
 8001ddc:	6823      	ldr	r3, [r4, #0]
 8001dde:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001de2:	d906      	bls.n	8001df2 <main+0x152>
 8001de4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001de8:	4630      	mov	r0, r6
 8001dea:	f7fe fec8 	bl	8000b7e <HAL_GPIO_TogglePin>
 8001dee:	2300      	movs	r3, #0
 8001df0:	6023      	str	r3, [r4, #0]
	  while (TerminalQueue.data > 0 && UartTimerCnt > 30) GetDataFromUartQueue(&hTerminal);
 8001df2:	4c13      	ldr	r4, [pc, #76]	; (8001e40 <main+0x1a0>)
 8001df4:	4f0d      	ldr	r7, [pc, #52]	; (8001e2c <main+0x18c>)
 8001df6:	68a3      	ldr	r3, [r4, #8]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	dd02      	ble.n	8001e02 <main+0x162>
 8001dfc:	682b      	ldr	r3, [r5, #0]
 8001dfe:	2b1e      	cmp	r3, #30
 8001e00:	d803      	bhi.n	8001e0a <main+0x16a>
      while(FirmwareTimerCnt > 3000)  Jump_App();
 8001e02:	4f12      	ldr	r7, [pc, #72]	; (8001e4c <main+0x1ac>)
 8001e04:	f640 34b8 	movw	r4, #3000	; 0xbb8
 8001e08:	e005      	b.n	8001e16 <main+0x176>
	  while (TerminalQueue.data > 0 && UartTimerCnt > 30) GetDataFromUartQueue(&hTerminal);
 8001e0a:	4638      	mov	r0, r7
 8001e0c:	f000 f94e 	bl	80020ac <GetDataFromUartQueue>
 8001e10:	e7f1      	b.n	8001df6 <main+0x156>
      while(FirmwareTimerCnt > 3000)  Jump_App();
 8001e12:	f7ff fe67 	bl	8001ae4 <Jump_App>
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	42a3      	cmp	r3, r4
 8001e1a:	d8fa      	bhi.n	8001e12 <main+0x172>
 8001e1c:	e7dd      	b.n	8001dda <main+0x13a>
 8001e1e:	bf00      	nop
 8001e20:	40021000 	.word	0x40021000
 8001e24:	40010800 	.word	0x40010800
 8001e28:	40012000 	.word	0x40012000
 8001e2c:	20000580 	.word	0x20000580
 8001e30:	40013800 	.word	0x40013800
 8001e34:	200005c0 	.word	0x200005c0
 8001e38:	40001000 	.word	0x40001000
 8001e3c:	20000010 	.word	0x20000010
 8001e40:	20000600 	.word	0x20000600
 8001e44:	200000b4 	.word	0x200000b4
 8001e48:	200000b0 	.word	0x200000b0
 8001e4c:	200000ac 	.word	0x200000ac

08001e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e50:	4770      	bx	lr
	...

08001e54 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e54:	4b0e      	ldr	r3, [pc, #56]	; (8001e90 <HAL_MspInit+0x3c>)
{
 8001e56:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e58:	699a      	ldr	r2, [r3, #24]
 8001e5a:	f042 0201 	orr.w	r2, r2, #1
 8001e5e:	619a      	str	r2, [r3, #24]
 8001e60:	699a      	ldr	r2, [r3, #24]
 8001e62:	f002 0201 	and.w	r2, r2, #1
 8001e66:	9200      	str	r2, [sp, #0]
 8001e68:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e6a:	69da      	ldr	r2, [r3, #28]
 8001e6c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e70:	61da      	str	r2, [r3, #28]
 8001e72:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001e74:	4a07      	ldr	r2, [pc, #28]	; (8001e94 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e7a:	9301      	str	r3, [sp, #4]
 8001e7c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001e7e:	6853      	ldr	r3, [r2, #4]
 8001e80:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e84:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001e88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e8a:	b002      	add	sp, #8
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	40021000 	.word	0x40021000
 8001e94:	40010000 	.word	0x40010000

08001e98 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 8001e98:	6802      	ldr	r2, [r0, #0]
 8001e9a:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <HAL_TIM_Base_MspInit+0x24>)
{
 8001e9c:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM6)
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d10a      	bne.n	8001eb8 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001ea2:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001ea6:	69da      	ldr	r2, [r3, #28]
 8001ea8:	f042 0210 	orr.w	r2, r2, #16
 8001eac:	61da      	str	r2, [r3, #28]
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	f003 0310 	and.w	r3, r3, #16
 8001eb4:	9301      	str	r3, [sp, #4]
 8001eb6:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001eb8:	b002      	add	sp, #8
 8001eba:	4770      	bx	lr
 8001ebc:	40001000 	.word	0x40001000

08001ec0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ec0:	b570      	push	{r4, r5, r6, lr}
 8001ec2:	4606      	mov	r6, r0
 8001ec4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec6:	2210      	movs	r2, #16
 8001ec8:	2100      	movs	r1, #0
 8001eca:	a802      	add	r0, sp, #8
 8001ecc:	f000 f9a8 	bl	8002220 <memset>
  if(huart->Instance==USART1)
 8001ed0:	6832      	ldr	r2, [r6, #0]
 8001ed2:	4b2b      	ldr	r3, [pc, #172]	; (8001f80 <HAL_UART_MspInit+0xc0>)
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d151      	bne.n	8001f7c <HAL_UART_MspInit+0xbc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ed8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001edc:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ede:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ee0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ee4:	619a      	str	r2, [r3, #24]
 8001ee6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee8:	4826      	ldr	r0, [pc, #152]	; (8001f84 <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001eea:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001eee:	9200      	str	r2, [sp, #0]
 8001ef0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef2:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ef4:	2500      	movs	r5, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef6:	f042 0204 	orr.w	r2, r2, #4
 8001efa:	619a      	str	r2, [r3, #24]
 8001efc:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001efe:	4c22      	ldr	r4, [pc, #136]	; (8001f88 <HAL_UART_MspInit+0xc8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f00:	f003 0304 	and.w	r3, r3, #4
 8001f04:	9301      	str	r3, [sp, #4]
 8001f06:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f0c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f12:	2303      	movs	r3, #3
 8001f14:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f16:	f7fe fd41 	bl	800099c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1e:	4819      	ldr	r0, [pc, #100]	; (8001f84 <HAL_UART_MspInit+0xc4>)
 8001f20:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f22:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f24:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f28:	f7fe fd38 	bl	800099c <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001f2c:	4b17      	ldr	r3, [pc, #92]	; (8001f8c <HAL_UART_MspInit+0xcc>)
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001f2e:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f30:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f34:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f36:	60a5      	str	r5, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f38:	60e3      	str	r3, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f3a:	6125      	str	r5, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f3c:	6165      	str	r5, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001f3e:	61a5      	str	r5, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f40:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001f42:	f7fe fa3d 	bl	80003c0 <HAL_DMA_Init>
 8001f46:	b108      	cbz	r0, 8001f4c <HAL_UART_MspInit+0x8c>
    {
      Error_Handler();
 8001f48:	f7ff ff82 	bl	8001e50 <Error_Handler>

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f4c:	f04f 0c10 	mov.w	ip, #16
 8001f50:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <HAL_UART_MspInit+0xd0>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001f52:	6374      	str	r4, [r6, #52]	; 0x34
 8001f54:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001f56:	4c0f      	ldr	r4, [pc, #60]	; (8001f94 <HAL_UART_MspInit+0xd4>)
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f58:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f5a:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f5e:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001f60:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f62:	60a3      	str	r3, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f64:	60e2      	str	r2, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f66:	6123      	str	r3, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f68:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001f6a:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f6c:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001f6e:	f7fe fa27 	bl	80003c0 <HAL_DMA_Init>
 8001f72:	b108      	cbz	r0, 8001f78 <HAL_UART_MspInit+0xb8>
    {
      Error_Handler();
 8001f74:	f7ff ff6c 	bl	8001e50 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001f78:	6334      	str	r4, [r6, #48]	; 0x30
 8001f7a:	6266      	str	r6, [r4, #36]	; 0x24
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f7c:	b006      	add	sp, #24
 8001f7e:	bd70      	pop	{r4, r5, r6, pc}
 8001f80:	40013800 	.word	0x40013800
 8001f84:	40010800 	.word	0x40010800
 8001f88:	2000053c 	.word	0x2000053c
 8001f8c:	40020058 	.word	0x40020058
 8001f90:	40020044 	.word	0x40020044
 8001f94:	200004f8 	.word	0x200004f8

08001f98 <NMI_Handler>:
 8001f98:	4770      	bx	lr

08001f9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f9a:	e7fe      	b.n	8001f9a <HardFault_Handler>

08001f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f9c:	e7fe      	b.n	8001f9c <MemManage_Handler>

08001f9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f9e:	e7fe      	b.n	8001f9e <BusFault_Handler>

08001fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fa0:	e7fe      	b.n	8001fa0 <UsageFault_Handler>

08001fa2 <SVC_Handler>:
 8001fa2:	4770      	bx	lr

08001fa4 <DebugMon_Handler>:
 8001fa4:	4770      	bx	lr

08001fa6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fa6:	4770      	bx	lr

08001fa8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fa8:	f7fe b97e 	b.w	80002a8 <HAL_IncTick>

08001fac <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001fac:	4801      	ldr	r0, [pc, #4]	; (8001fb4 <DMA1_Channel4_IRQHandler+0x8>)
 8001fae:	f7fe baf3 	b.w	8000598 <HAL_DMA_IRQHandler>
 8001fb2:	bf00      	nop
 8001fb4:	200004f8 	.word	0x200004f8

08001fb8 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001fb8:	4801      	ldr	r0, [pc, #4]	; (8001fc0 <DMA1_Channel5_IRQHandler+0x8>)
 8001fba:	f7fe baed 	b.w	8000598 <HAL_DMA_IRQHandler>
 8001fbe:	bf00      	nop
 8001fc0:	2000053c 	.word	0x2000053c

08001fc4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001fc4:	4801      	ldr	r0, [pc, #4]	; (8001fcc <USART1_IRQHandler+0x8>)
 8001fc6:	f7ff bc3b 	b.w	8001840 <HAL_UART_IRQHandler>
 8001fca:	bf00      	nop
 8001fcc:	20000580 	.word	0x20000580

08001fd0 <TIM6_IRQHandler>:
void TIM6_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001fd0:	4801      	ldr	r0, [pc, #4]	; (8001fd8 <TIM6_IRQHandler+0x8>)
 8001fd2:	f7ff b882 	b.w	80010da <HAL_TIM_IRQHandler>
 8001fd6:	bf00      	nop
 8001fd8:	200005c0 	.word	0x200005c0

08001fdc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fdc:	b570      	push	{r4, r5, r6, lr}
 8001fde:	460e      	mov	r6, r1
 8001fe0:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe2:	460c      	mov	r4, r1
 8001fe4:	1ba3      	subs	r3, r4, r6
 8001fe6:	429d      	cmp	r5, r3
 8001fe8:	dc01      	bgt.n	8001fee <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001fea:	4628      	mov	r0, r5
 8001fec:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001fee:	f3af 8000 	nop.w
 8001ff2:	f804 0b01 	strb.w	r0, [r4], #1
 8001ff6:	e7f5      	b.n	8001fe4 <_read+0x8>

08001ff8 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001ff8:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	; (8002024 <_sbrk+0x2c>)
{
 8001ffc:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001ffe:	6819      	ldr	r1, [r3, #0]
 8002000:	b909      	cbnz	r1, 8002006 <_sbrk+0xe>
		heap_end = &end;
 8002002:	4909      	ldr	r1, [pc, #36]	; (8002028 <_sbrk+0x30>)
 8002004:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8002006:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8002008:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800200a:	4402      	add	r2, r0
 800200c:	428a      	cmp	r2, r1
 800200e:	d906      	bls.n	800201e <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002010:	f000 f8dc 	bl	80021cc <__errno>
 8002014:	230c      	movs	r3, #12
 8002016:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8002018:	f04f 30ff 	mov.w	r0, #4294967295
 800201c:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800201e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8002020:	bd08      	pop	{r3, pc}
 8002022:	bf00      	nop
 8002024:	200000b8 	.word	0x200000b8
 8002028:	2000161c 	.word	0x2000161c

0800202c <_close>:

int _close(int file)
{
	return -1;
}
 800202c:	f04f 30ff 	mov.w	r0, #4294967295
 8002030:	4770      	bx	lr

08002032 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002032:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8002036:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8002038:	604b      	str	r3, [r1, #4]
}
 800203a:	4770      	bx	lr

0800203c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800203c:	2001      	movs	r0, #1
 800203e:	4770      	bx	lr

08002040 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002040:	2000      	movs	r0, #0
 8002042:	4770      	bx	lr

08002044 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002044:	4b0f      	ldr	r3, [pc, #60]	; (8002084 <SystemInit+0x40>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	f042 0201 	orr.w	r2, r2, #1
 800204c:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800204e:	6859      	ldr	r1, [r3, #4]
 8002050:	4a0d      	ldr	r2, [pc, #52]	; (8002088 <SystemInit+0x44>)
 8002052:	400a      	ands	r2, r1
 8002054:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800205c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002060:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002068:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002070:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002072:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002076:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002078:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800207c:	4b03      	ldr	r3, [pc, #12]	; (800208c <SystemInit+0x48>)
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	40021000 	.word	0x40021000
 8002088:	f8ff0000 	.word	0xf8ff0000
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <InitUartQueue>:
UARTQUEUE TerminalQueue;
UARTQUEUE WifiQueue;

void InitUartQueue(pUARTQUEUE pQueue)
{
    pQueue->data = pQueue->head = pQueue->tail = 0;
 8002090:	2300      	movs	r3, #0

    if (HAL_UART_Receive_DMA(&hTerminal, TerminalQueue.Buffer, 1) != HAL_OK)
 8002092:	2201      	movs	r2, #1
    pQueue->data = pQueue->head = pQueue->tail = 0;
 8002094:	6043      	str	r3, [r0, #4]
 8002096:	6003      	str	r3, [r0, #0]
 8002098:	6083      	str	r3, [r0, #8]
    if (HAL_UART_Receive_DMA(&hTerminal, TerminalQueue.Buffer, 1) != HAL_OK)
 800209a:	4902      	ldr	r1, [pc, #8]	; (80020a4 <InitUartQueue+0x14>)
 800209c:	4802      	ldr	r0, [pc, #8]	; (80020a8 <InitUartQueue+0x18>)
 800209e:	f7ff bae1 	b.w	8001664 <HAL_UART_Receive_DMA>
 80020a2:	bf00      	nop
 80020a4:	2000060c 	.word	0x2000060c
 80020a8:	20000580 	.word	0x20000580

080020ac <GetDataFromUartQueue>:
    pQueue->data++;
   // HAL_UART_Receive_DMA(&hTerminal,  pQueue->Buffer + pQueue->head, 10);
}

void GetDataFromUartQueue(UART_HandleTypeDef *huart)
{
 80020ac:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    pUARTQUEUE pQueue = &TerminalQueue;
//    if (HAL_UART_Transmit(dst, pQueue->Buffer + pQueue->tail, 1, 3000) != HAL_OK)
//    {
//       _Error_Handler(__FILE__, __LINE__);
//    }
    update_data_buf[cnt++] = *(pQueue->Buffer + pQueue->tail);        
 80020ae:	4a18      	ldr	r2, [pc, #96]	; (8002110 <GetDataFromUartQueue+0x64>)
 80020b0:	4e18      	ldr	r6, [pc, #96]	; (8002114 <GetDataFromUartQueue+0x68>)
 80020b2:	6814      	ldr	r4, [r2, #0]
 80020b4:	1c63      	adds	r3, r4, #1
 80020b6:	6013      	str	r3, [r2, #0]
 80020b8:	4b17      	ldr	r3, [pc, #92]	; (8002118 <GetDataFromUartQueue+0x6c>)
 80020ba:	6859      	ldr	r1, [r3, #4]
 80020bc:	f103 000c 	add.w	r0, r3, #12
 80020c0:	5c0d      	ldrb	r5, [r1, r0]

    pQueue->tail++;
 80020c2:	3101      	adds	r1, #1
    if (pQueue->tail >= QUEUE_BUFFER_LENGTH) pQueue->tail = 0;
 80020c4:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
    update_data_buf[cnt++] = *(pQueue->Buffer + pQueue->tail);        
 80020c8:	5535      	strb	r5, [r6, r4]
 80020ca:	4615      	mov	r5, r2
    if (pQueue->tail >= QUEUE_BUFFER_LENGTH) pQueue->tail = 0;
 80020cc:	bfa8      	it	ge
 80020ce:	2200      	movge	r2, #0
    pQueue->data--;
 80020d0:	689c      	ldr	r4, [r3, #8]
    pQueue->tail++;
 80020d2:	bfb8      	it	lt
 80020d4:	6059      	strlt	r1, [r3, #4]
    pQueue->data--;
 80020d6:	f104 34ff 	add.w	r4, r4, #4294967295
    if (pQueue->tail >= QUEUE_BUFFER_LENGTH) pQueue->tail = 0;
 80020da:	bfa8      	it	ge
 80020dc:	605a      	strge	r2, [r3, #4]
    pQueue->data--;
 80020de:	609c      	str	r4, [r3, #8]
    
    if(pQueue->data == 0){
 80020e0:	b99c      	cbnz	r4, 800210a <GetDataFromUartQueue+0x5e>
        HAL_UART_Transmit_DMA(dst, &temp_buf[BLUECELL_HEADER00], 11);
 80020e2:	220b      	movs	r2, #11
 80020e4:	a901      	add	r1, sp, #4
 80020e6:	480d      	ldr	r0, [pc, #52]	; (800211c <GetDataFromUartQueue+0x70>)
 80020e8:	f7ff fa82 	bl	80015f0 <HAL_UART_Transmit_DMA>
//            for(int i = 0; i < cnt; i++){
//                printf("%02x",update_data_buf[i]);
//            }
#endif // PYJ.2019.07.15_END -- 
        cnt = 0;
        FirmwareUpdateStart(&update_data_buf[0]);
 80020ec:	4809      	ldr	r0, [pc, #36]	; (8002114 <GetDataFromUartQueue+0x68>)
        cnt = 0;
 80020ee:	602c      	str	r4, [r5, #0]
        FirmwareUpdateStart(&update_data_buf[0]);
 80020f0:	f7ff fc68 	bl	80019c4 <FirmwareUpdateStart>
        
        for(int i  = 0; i < 1024; i++)
            update_data_buf[i] = 0;
 80020f4:	4623      	mov	r3, r4
 80020f6:	5533      	strb	r3, [r6, r4]
        for(int i  = 0; i < 1024; i++)
 80020f8:	3401      	adds	r4, #1
 80020fa:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80020fe:	d1fa      	bne.n	80020f6 <GetDataFromUartQueue+0x4a>
        
        FirmwareTimerCnt = 0;
 8002100:	4a07      	ldr	r2, [pc, #28]	; (8002120 <GetDataFromUartQueue+0x74>)
        HAL_Delay(1);
 8002102:	2001      	movs	r0, #1
        FirmwareTimerCnt = 0;
 8002104:	6013      	str	r3, [r2, #0]
        HAL_Delay(1);
 8002106:	f7fe f8e1 	bl	80002cc <HAL_Delay>
    }

}
 800210a:	b004      	add	sp, #16
 800210c:	bd70      	pop	{r4, r5, r6, pc}
 800210e:	bf00      	nop
 8002110:	200000bc 	.word	0x200000bc
 8002114:	200000c0 	.word	0x200000c0
 8002118:	20000600 	.word	0x20000600
 800211c:	20000580 	.word	0x20000580
 8002120:	200000ac 	.word	0x200000ac

08002124 <HAL_UART_RxCpltCallback>:
    UartTimerCnt = 0;
 8002124:	2300      	movs	r3, #0
{
 8002126:	b510      	push	{r4, lr}
    UartTimerCnt = 0;
 8002128:	4a0d      	ldr	r2, [pc, #52]	; (8002160 <HAL_UART_RxCpltCallback+0x3c>)
    pQueue->head++;
 800212a:	4c0e      	ldr	r4, [pc, #56]	; (8002164 <HAL_UART_RxCpltCallback+0x40>)
    UartTimerCnt = 0;
 800212c:	6013      	str	r3, [r2, #0]
    pQueue->head++;
 800212e:	6822      	ldr	r2, [r4, #0]
 8002130:	3201      	adds	r2, #1
 8002132:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002136:	bfb8      	it	lt
 8002138:	4613      	movlt	r3, r2
 800213a:	6023      	str	r3, [r4, #0]
    pQueue->data++;
 800213c:	68a3      	ldr	r3, [r4, #8]
 800213e:	3301      	adds	r3, #1
    if (pQueue->data >= QUEUE_BUFFER_LENGTH)
 8002140:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    pQueue->data++;
 8002144:	60a3      	str	r3, [r4, #8]
    if (pQueue->data >= QUEUE_BUFFER_LENGTH)
 8002146:	db01      	blt.n	800214c <HAL_UART_RxCpltCallback+0x28>
        GetDataFromUartQueue(huart);
 8002148:	f7ff ffb0 	bl	80020ac <GetDataFromUartQueue>
    HAL_UART_Receive_DMA(&hTerminal, pQueue->Buffer + pQueue->head, 1);
 800214c:	6823      	ldr	r3, [r4, #0]
 800214e:	4906      	ldr	r1, [pc, #24]	; (8002168 <HAL_UART_RxCpltCallback+0x44>)
 8002150:	2201      	movs	r2, #1
}
 8002152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_UART_Receive_DMA(&hTerminal, pQueue->Buffer + pQueue->head, 1);
 8002156:	4419      	add	r1, r3
 8002158:	4804      	ldr	r0, [pc, #16]	; (800216c <HAL_UART_RxCpltCallback+0x48>)
 800215a:	f7ff ba83 	b.w	8001664 <HAL_UART_Receive_DMA>
 800215e:	bf00      	nop
 8002160:	200000b4 	.word	0x200000b4
 8002164:	20000600 	.word	0x20000600
 8002168:	2000060c 	.word	0x2000060c
 800216c:	20000580 	.word	0x20000580

08002170 <Uart1_Data_Send>:

void Uart1_Data_Send(uint8_t* data,uint8_t size){
    HAL_UART_Transmit(&huart1, data,size, 10); 
 8002170:	460a      	mov	r2, r1
 8002172:	230a      	movs	r3, #10
 8002174:	4601      	mov	r1, r0
 8002176:	4801      	ldr	r0, [pc, #4]	; (800217c <Uart1_Data_Send+0xc>)
 8002178:	f7ff b9de 	b.w	8001538 <HAL_UART_Transmit>
 800217c:	20000580 	.word	0x20000580

08002180 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002180:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002182:	e003      	b.n	800218c <LoopCopyDataInit>

08002184 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002184:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002186:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002188:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800218a:	3104      	adds	r1, #4

0800218c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800218c:	480a      	ldr	r0, [pc, #40]	; (80021b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800218e:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002190:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002192:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002194:	d3f6      	bcc.n	8002184 <CopyDataInit>
  ldr r2, =_sbss
 8002196:	4a0a      	ldr	r2, [pc, #40]	; (80021c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002198:	e002      	b.n	80021a0 <LoopFillZerobss>

0800219a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800219a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800219c:	f842 3b04 	str.w	r3, [r2], #4

080021a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80021a0:	4b08      	ldr	r3, [pc, #32]	; (80021c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80021a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80021a4:	d3f9      	bcc.n	800219a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80021a6:	f7ff ff4d 	bl	8002044 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021aa:	f000 f815 	bl	80021d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021ae:	f7ff fd77 	bl	8001ca0 <main>
  bx lr
 80021b2:	4770      	bx	lr
  ldr r3, =_sidata
 80021b4:	080033c4 	.word	0x080033c4
  ldr r0, =_sdata
 80021b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80021bc:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80021c0:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 80021c4:	2000161c 	.word	0x2000161c

080021c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021c8:	e7fe      	b.n	80021c8 <ADC1_2_IRQHandler>
	...

080021cc <__errno>:
 80021cc:	4b01      	ldr	r3, [pc, #4]	; (80021d4 <__errno+0x8>)
 80021ce:	6818      	ldr	r0, [r3, #0]
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	20000010 	.word	0x20000010

080021d8 <__libc_init_array>:
 80021d8:	b570      	push	{r4, r5, r6, lr}
 80021da:	2500      	movs	r5, #0
 80021dc:	4e0c      	ldr	r6, [pc, #48]	; (8002210 <__libc_init_array+0x38>)
 80021de:	4c0d      	ldr	r4, [pc, #52]	; (8002214 <__libc_init_array+0x3c>)
 80021e0:	1ba4      	subs	r4, r4, r6
 80021e2:	10a4      	asrs	r4, r4, #2
 80021e4:	42a5      	cmp	r5, r4
 80021e6:	d109      	bne.n	80021fc <__libc_init_array+0x24>
 80021e8:	f001 f848 	bl	800327c <_init>
 80021ec:	2500      	movs	r5, #0
 80021ee:	4e0a      	ldr	r6, [pc, #40]	; (8002218 <__libc_init_array+0x40>)
 80021f0:	4c0a      	ldr	r4, [pc, #40]	; (800221c <__libc_init_array+0x44>)
 80021f2:	1ba4      	subs	r4, r4, r6
 80021f4:	10a4      	asrs	r4, r4, #2
 80021f6:	42a5      	cmp	r5, r4
 80021f8:	d105      	bne.n	8002206 <__libc_init_array+0x2e>
 80021fa:	bd70      	pop	{r4, r5, r6, pc}
 80021fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002200:	4798      	blx	r3
 8002202:	3501      	adds	r5, #1
 8002204:	e7ee      	b.n	80021e4 <__libc_init_array+0xc>
 8002206:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800220a:	4798      	blx	r3
 800220c:	3501      	adds	r5, #1
 800220e:	e7f2      	b.n	80021f6 <__libc_init_array+0x1e>
 8002210:	080033bc 	.word	0x080033bc
 8002214:	080033bc 	.word	0x080033bc
 8002218:	080033bc 	.word	0x080033bc
 800221c:	080033c0 	.word	0x080033c0

08002220 <memset>:
 8002220:	4603      	mov	r3, r0
 8002222:	4402      	add	r2, r0
 8002224:	4293      	cmp	r3, r2
 8002226:	d100      	bne.n	800222a <memset+0xa>
 8002228:	4770      	bx	lr
 800222a:	f803 1b01 	strb.w	r1, [r3], #1
 800222e:	e7f9      	b.n	8002224 <memset+0x4>

08002230 <iprintf>:
 8002230:	b40f      	push	{r0, r1, r2, r3}
 8002232:	4b0a      	ldr	r3, [pc, #40]	; (800225c <iprintf+0x2c>)
 8002234:	b513      	push	{r0, r1, r4, lr}
 8002236:	681c      	ldr	r4, [r3, #0]
 8002238:	b124      	cbz	r4, 8002244 <iprintf+0x14>
 800223a:	69a3      	ldr	r3, [r4, #24]
 800223c:	b913      	cbnz	r3, 8002244 <iprintf+0x14>
 800223e:	4620      	mov	r0, r4
 8002240:	f000 fada 	bl	80027f8 <__sinit>
 8002244:	ab05      	add	r3, sp, #20
 8002246:	9a04      	ldr	r2, [sp, #16]
 8002248:	68a1      	ldr	r1, [r4, #8]
 800224a:	4620      	mov	r0, r4
 800224c:	9301      	str	r3, [sp, #4]
 800224e:	f000 fc9b 	bl	8002b88 <_vfiprintf_r>
 8002252:	b002      	add	sp, #8
 8002254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002258:	b004      	add	sp, #16
 800225a:	4770      	bx	lr
 800225c:	20000010 	.word	0x20000010

08002260 <_puts_r>:
 8002260:	b570      	push	{r4, r5, r6, lr}
 8002262:	460e      	mov	r6, r1
 8002264:	4605      	mov	r5, r0
 8002266:	b118      	cbz	r0, 8002270 <_puts_r+0x10>
 8002268:	6983      	ldr	r3, [r0, #24]
 800226a:	b90b      	cbnz	r3, 8002270 <_puts_r+0x10>
 800226c:	f000 fac4 	bl	80027f8 <__sinit>
 8002270:	69ab      	ldr	r3, [r5, #24]
 8002272:	68ac      	ldr	r4, [r5, #8]
 8002274:	b913      	cbnz	r3, 800227c <_puts_r+0x1c>
 8002276:	4628      	mov	r0, r5
 8002278:	f000 fabe 	bl	80027f8 <__sinit>
 800227c:	4b23      	ldr	r3, [pc, #140]	; (800230c <_puts_r+0xac>)
 800227e:	429c      	cmp	r4, r3
 8002280:	d117      	bne.n	80022b2 <_puts_r+0x52>
 8002282:	686c      	ldr	r4, [r5, #4]
 8002284:	89a3      	ldrh	r3, [r4, #12]
 8002286:	071b      	lsls	r3, r3, #28
 8002288:	d51d      	bpl.n	80022c6 <_puts_r+0x66>
 800228a:	6923      	ldr	r3, [r4, #16]
 800228c:	b1db      	cbz	r3, 80022c6 <_puts_r+0x66>
 800228e:	3e01      	subs	r6, #1
 8002290:	68a3      	ldr	r3, [r4, #8]
 8002292:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002296:	3b01      	subs	r3, #1
 8002298:	60a3      	str	r3, [r4, #8]
 800229a:	b9e9      	cbnz	r1, 80022d8 <_puts_r+0x78>
 800229c:	2b00      	cmp	r3, #0
 800229e:	da2e      	bge.n	80022fe <_puts_r+0x9e>
 80022a0:	4622      	mov	r2, r4
 80022a2:	210a      	movs	r1, #10
 80022a4:	4628      	mov	r0, r5
 80022a6:	f000 f8f5 	bl	8002494 <__swbuf_r>
 80022aa:	3001      	adds	r0, #1
 80022ac:	d011      	beq.n	80022d2 <_puts_r+0x72>
 80022ae:	200a      	movs	r0, #10
 80022b0:	bd70      	pop	{r4, r5, r6, pc}
 80022b2:	4b17      	ldr	r3, [pc, #92]	; (8002310 <_puts_r+0xb0>)
 80022b4:	429c      	cmp	r4, r3
 80022b6:	d101      	bne.n	80022bc <_puts_r+0x5c>
 80022b8:	68ac      	ldr	r4, [r5, #8]
 80022ba:	e7e3      	b.n	8002284 <_puts_r+0x24>
 80022bc:	4b15      	ldr	r3, [pc, #84]	; (8002314 <_puts_r+0xb4>)
 80022be:	429c      	cmp	r4, r3
 80022c0:	bf08      	it	eq
 80022c2:	68ec      	ldreq	r4, [r5, #12]
 80022c4:	e7de      	b.n	8002284 <_puts_r+0x24>
 80022c6:	4621      	mov	r1, r4
 80022c8:	4628      	mov	r0, r5
 80022ca:	f000 f935 	bl	8002538 <__swsetup_r>
 80022ce:	2800      	cmp	r0, #0
 80022d0:	d0dd      	beq.n	800228e <_puts_r+0x2e>
 80022d2:	f04f 30ff 	mov.w	r0, #4294967295
 80022d6:	bd70      	pop	{r4, r5, r6, pc}
 80022d8:	2b00      	cmp	r3, #0
 80022da:	da04      	bge.n	80022e6 <_puts_r+0x86>
 80022dc:	69a2      	ldr	r2, [r4, #24]
 80022de:	4293      	cmp	r3, r2
 80022e0:	db06      	blt.n	80022f0 <_puts_r+0x90>
 80022e2:	290a      	cmp	r1, #10
 80022e4:	d004      	beq.n	80022f0 <_puts_r+0x90>
 80022e6:	6823      	ldr	r3, [r4, #0]
 80022e8:	1c5a      	adds	r2, r3, #1
 80022ea:	6022      	str	r2, [r4, #0]
 80022ec:	7019      	strb	r1, [r3, #0]
 80022ee:	e7cf      	b.n	8002290 <_puts_r+0x30>
 80022f0:	4622      	mov	r2, r4
 80022f2:	4628      	mov	r0, r5
 80022f4:	f000 f8ce 	bl	8002494 <__swbuf_r>
 80022f8:	3001      	adds	r0, #1
 80022fa:	d1c9      	bne.n	8002290 <_puts_r+0x30>
 80022fc:	e7e9      	b.n	80022d2 <_puts_r+0x72>
 80022fe:	200a      	movs	r0, #10
 8002300:	6823      	ldr	r3, [r4, #0]
 8002302:	1c5a      	adds	r2, r3, #1
 8002304:	6022      	str	r2, [r4, #0]
 8002306:	7018      	strb	r0, [r3, #0]
 8002308:	bd70      	pop	{r4, r5, r6, pc}
 800230a:	bf00      	nop
 800230c:	08003348 	.word	0x08003348
 8002310:	08003368 	.word	0x08003368
 8002314:	08003328 	.word	0x08003328

08002318 <puts>:
 8002318:	4b02      	ldr	r3, [pc, #8]	; (8002324 <puts+0xc>)
 800231a:	4601      	mov	r1, r0
 800231c:	6818      	ldr	r0, [r3, #0]
 800231e:	f7ff bf9f 	b.w	8002260 <_puts_r>
 8002322:	bf00      	nop
 8002324:	20000010 	.word	0x20000010

08002328 <setbuf>:
 8002328:	2900      	cmp	r1, #0
 800232a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800232e:	bf0c      	ite	eq
 8002330:	2202      	moveq	r2, #2
 8002332:	2200      	movne	r2, #0
 8002334:	f000 b800 	b.w	8002338 <setvbuf>

08002338 <setvbuf>:
 8002338:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800233c:	461d      	mov	r5, r3
 800233e:	4b51      	ldr	r3, [pc, #324]	; (8002484 <setvbuf+0x14c>)
 8002340:	4604      	mov	r4, r0
 8002342:	681e      	ldr	r6, [r3, #0]
 8002344:	460f      	mov	r7, r1
 8002346:	4690      	mov	r8, r2
 8002348:	b126      	cbz	r6, 8002354 <setvbuf+0x1c>
 800234a:	69b3      	ldr	r3, [r6, #24]
 800234c:	b913      	cbnz	r3, 8002354 <setvbuf+0x1c>
 800234e:	4630      	mov	r0, r6
 8002350:	f000 fa52 	bl	80027f8 <__sinit>
 8002354:	4b4c      	ldr	r3, [pc, #304]	; (8002488 <setvbuf+0x150>)
 8002356:	429c      	cmp	r4, r3
 8002358:	d152      	bne.n	8002400 <setvbuf+0xc8>
 800235a:	6874      	ldr	r4, [r6, #4]
 800235c:	f1b8 0f02 	cmp.w	r8, #2
 8002360:	d006      	beq.n	8002370 <setvbuf+0x38>
 8002362:	f1b8 0f01 	cmp.w	r8, #1
 8002366:	f200 8089 	bhi.w	800247c <setvbuf+0x144>
 800236a:	2d00      	cmp	r5, #0
 800236c:	f2c0 8086 	blt.w	800247c <setvbuf+0x144>
 8002370:	4621      	mov	r1, r4
 8002372:	4630      	mov	r0, r6
 8002374:	f000 f9d6 	bl	8002724 <_fflush_r>
 8002378:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800237a:	b141      	cbz	r1, 800238e <setvbuf+0x56>
 800237c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002380:	4299      	cmp	r1, r3
 8002382:	d002      	beq.n	800238a <setvbuf+0x52>
 8002384:	4630      	mov	r0, r6
 8002386:	f000 fb2d 	bl	80029e4 <_free_r>
 800238a:	2300      	movs	r3, #0
 800238c:	6363      	str	r3, [r4, #52]	; 0x34
 800238e:	2300      	movs	r3, #0
 8002390:	61a3      	str	r3, [r4, #24]
 8002392:	6063      	str	r3, [r4, #4]
 8002394:	89a3      	ldrh	r3, [r4, #12]
 8002396:	061b      	lsls	r3, r3, #24
 8002398:	d503      	bpl.n	80023a2 <setvbuf+0x6a>
 800239a:	6921      	ldr	r1, [r4, #16]
 800239c:	4630      	mov	r0, r6
 800239e:	f000 fb21 	bl	80029e4 <_free_r>
 80023a2:	89a3      	ldrh	r3, [r4, #12]
 80023a4:	f1b8 0f02 	cmp.w	r8, #2
 80023a8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80023ac:	f023 0303 	bic.w	r3, r3, #3
 80023b0:	81a3      	strh	r3, [r4, #12]
 80023b2:	d05d      	beq.n	8002470 <setvbuf+0x138>
 80023b4:	ab01      	add	r3, sp, #4
 80023b6:	466a      	mov	r2, sp
 80023b8:	4621      	mov	r1, r4
 80023ba:	4630      	mov	r0, r6
 80023bc:	f000 faa6 	bl	800290c <__swhatbuf_r>
 80023c0:	89a3      	ldrh	r3, [r4, #12]
 80023c2:	4318      	orrs	r0, r3
 80023c4:	81a0      	strh	r0, [r4, #12]
 80023c6:	bb2d      	cbnz	r5, 8002414 <setvbuf+0xdc>
 80023c8:	9d00      	ldr	r5, [sp, #0]
 80023ca:	4628      	mov	r0, r5
 80023cc:	f000 fb02 	bl	80029d4 <malloc>
 80023d0:	4607      	mov	r7, r0
 80023d2:	2800      	cmp	r0, #0
 80023d4:	d14e      	bne.n	8002474 <setvbuf+0x13c>
 80023d6:	f8dd 9000 	ldr.w	r9, [sp]
 80023da:	45a9      	cmp	r9, r5
 80023dc:	d13c      	bne.n	8002458 <setvbuf+0x120>
 80023de:	f04f 30ff 	mov.w	r0, #4294967295
 80023e2:	89a3      	ldrh	r3, [r4, #12]
 80023e4:	f043 0302 	orr.w	r3, r3, #2
 80023e8:	81a3      	strh	r3, [r4, #12]
 80023ea:	2300      	movs	r3, #0
 80023ec:	60a3      	str	r3, [r4, #8]
 80023ee:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80023f2:	6023      	str	r3, [r4, #0]
 80023f4:	6123      	str	r3, [r4, #16]
 80023f6:	2301      	movs	r3, #1
 80023f8:	6163      	str	r3, [r4, #20]
 80023fa:	b003      	add	sp, #12
 80023fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002400:	4b22      	ldr	r3, [pc, #136]	; (800248c <setvbuf+0x154>)
 8002402:	429c      	cmp	r4, r3
 8002404:	d101      	bne.n	800240a <setvbuf+0xd2>
 8002406:	68b4      	ldr	r4, [r6, #8]
 8002408:	e7a8      	b.n	800235c <setvbuf+0x24>
 800240a:	4b21      	ldr	r3, [pc, #132]	; (8002490 <setvbuf+0x158>)
 800240c:	429c      	cmp	r4, r3
 800240e:	bf08      	it	eq
 8002410:	68f4      	ldreq	r4, [r6, #12]
 8002412:	e7a3      	b.n	800235c <setvbuf+0x24>
 8002414:	2f00      	cmp	r7, #0
 8002416:	d0d8      	beq.n	80023ca <setvbuf+0x92>
 8002418:	69b3      	ldr	r3, [r6, #24]
 800241a:	b913      	cbnz	r3, 8002422 <setvbuf+0xea>
 800241c:	4630      	mov	r0, r6
 800241e:	f000 f9eb 	bl	80027f8 <__sinit>
 8002422:	f1b8 0f01 	cmp.w	r8, #1
 8002426:	bf08      	it	eq
 8002428:	89a3      	ldrheq	r3, [r4, #12]
 800242a:	6027      	str	r7, [r4, #0]
 800242c:	bf04      	itt	eq
 800242e:	f043 0301 	orreq.w	r3, r3, #1
 8002432:	81a3      	strheq	r3, [r4, #12]
 8002434:	89a3      	ldrh	r3, [r4, #12]
 8002436:	6127      	str	r7, [r4, #16]
 8002438:	f013 0008 	ands.w	r0, r3, #8
 800243c:	6165      	str	r5, [r4, #20]
 800243e:	d01b      	beq.n	8002478 <setvbuf+0x140>
 8002440:	f013 0001 	ands.w	r0, r3, #1
 8002444:	f04f 0300 	mov.w	r3, #0
 8002448:	bf1f      	itttt	ne
 800244a:	426d      	negne	r5, r5
 800244c:	60a3      	strne	r3, [r4, #8]
 800244e:	61a5      	strne	r5, [r4, #24]
 8002450:	4618      	movne	r0, r3
 8002452:	bf08      	it	eq
 8002454:	60a5      	streq	r5, [r4, #8]
 8002456:	e7d0      	b.n	80023fa <setvbuf+0xc2>
 8002458:	4648      	mov	r0, r9
 800245a:	f000 fabb 	bl	80029d4 <malloc>
 800245e:	4607      	mov	r7, r0
 8002460:	2800      	cmp	r0, #0
 8002462:	d0bc      	beq.n	80023de <setvbuf+0xa6>
 8002464:	89a3      	ldrh	r3, [r4, #12]
 8002466:	464d      	mov	r5, r9
 8002468:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800246c:	81a3      	strh	r3, [r4, #12]
 800246e:	e7d3      	b.n	8002418 <setvbuf+0xe0>
 8002470:	2000      	movs	r0, #0
 8002472:	e7b6      	b.n	80023e2 <setvbuf+0xaa>
 8002474:	46a9      	mov	r9, r5
 8002476:	e7f5      	b.n	8002464 <setvbuf+0x12c>
 8002478:	60a0      	str	r0, [r4, #8]
 800247a:	e7be      	b.n	80023fa <setvbuf+0xc2>
 800247c:	f04f 30ff 	mov.w	r0, #4294967295
 8002480:	e7bb      	b.n	80023fa <setvbuf+0xc2>
 8002482:	bf00      	nop
 8002484:	20000010 	.word	0x20000010
 8002488:	08003348 	.word	0x08003348
 800248c:	08003368 	.word	0x08003368
 8002490:	08003328 	.word	0x08003328

08002494 <__swbuf_r>:
 8002494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002496:	460e      	mov	r6, r1
 8002498:	4614      	mov	r4, r2
 800249a:	4605      	mov	r5, r0
 800249c:	b118      	cbz	r0, 80024a6 <__swbuf_r+0x12>
 800249e:	6983      	ldr	r3, [r0, #24]
 80024a0:	b90b      	cbnz	r3, 80024a6 <__swbuf_r+0x12>
 80024a2:	f000 f9a9 	bl	80027f8 <__sinit>
 80024a6:	4b21      	ldr	r3, [pc, #132]	; (800252c <__swbuf_r+0x98>)
 80024a8:	429c      	cmp	r4, r3
 80024aa:	d12a      	bne.n	8002502 <__swbuf_r+0x6e>
 80024ac:	686c      	ldr	r4, [r5, #4]
 80024ae:	69a3      	ldr	r3, [r4, #24]
 80024b0:	60a3      	str	r3, [r4, #8]
 80024b2:	89a3      	ldrh	r3, [r4, #12]
 80024b4:	071a      	lsls	r2, r3, #28
 80024b6:	d52e      	bpl.n	8002516 <__swbuf_r+0x82>
 80024b8:	6923      	ldr	r3, [r4, #16]
 80024ba:	b363      	cbz	r3, 8002516 <__swbuf_r+0x82>
 80024bc:	6923      	ldr	r3, [r4, #16]
 80024be:	6820      	ldr	r0, [r4, #0]
 80024c0:	b2f6      	uxtb	r6, r6
 80024c2:	1ac0      	subs	r0, r0, r3
 80024c4:	6963      	ldr	r3, [r4, #20]
 80024c6:	4637      	mov	r7, r6
 80024c8:	4298      	cmp	r0, r3
 80024ca:	db04      	blt.n	80024d6 <__swbuf_r+0x42>
 80024cc:	4621      	mov	r1, r4
 80024ce:	4628      	mov	r0, r5
 80024d0:	f000 f928 	bl	8002724 <_fflush_r>
 80024d4:	bb28      	cbnz	r0, 8002522 <__swbuf_r+0x8e>
 80024d6:	68a3      	ldr	r3, [r4, #8]
 80024d8:	3001      	adds	r0, #1
 80024da:	3b01      	subs	r3, #1
 80024dc:	60a3      	str	r3, [r4, #8]
 80024de:	6823      	ldr	r3, [r4, #0]
 80024e0:	1c5a      	adds	r2, r3, #1
 80024e2:	6022      	str	r2, [r4, #0]
 80024e4:	701e      	strb	r6, [r3, #0]
 80024e6:	6963      	ldr	r3, [r4, #20]
 80024e8:	4298      	cmp	r0, r3
 80024ea:	d004      	beq.n	80024f6 <__swbuf_r+0x62>
 80024ec:	89a3      	ldrh	r3, [r4, #12]
 80024ee:	07db      	lsls	r3, r3, #31
 80024f0:	d519      	bpl.n	8002526 <__swbuf_r+0x92>
 80024f2:	2e0a      	cmp	r6, #10
 80024f4:	d117      	bne.n	8002526 <__swbuf_r+0x92>
 80024f6:	4621      	mov	r1, r4
 80024f8:	4628      	mov	r0, r5
 80024fa:	f000 f913 	bl	8002724 <_fflush_r>
 80024fe:	b190      	cbz	r0, 8002526 <__swbuf_r+0x92>
 8002500:	e00f      	b.n	8002522 <__swbuf_r+0x8e>
 8002502:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <__swbuf_r+0x9c>)
 8002504:	429c      	cmp	r4, r3
 8002506:	d101      	bne.n	800250c <__swbuf_r+0x78>
 8002508:	68ac      	ldr	r4, [r5, #8]
 800250a:	e7d0      	b.n	80024ae <__swbuf_r+0x1a>
 800250c:	4b09      	ldr	r3, [pc, #36]	; (8002534 <__swbuf_r+0xa0>)
 800250e:	429c      	cmp	r4, r3
 8002510:	bf08      	it	eq
 8002512:	68ec      	ldreq	r4, [r5, #12]
 8002514:	e7cb      	b.n	80024ae <__swbuf_r+0x1a>
 8002516:	4621      	mov	r1, r4
 8002518:	4628      	mov	r0, r5
 800251a:	f000 f80d 	bl	8002538 <__swsetup_r>
 800251e:	2800      	cmp	r0, #0
 8002520:	d0cc      	beq.n	80024bc <__swbuf_r+0x28>
 8002522:	f04f 37ff 	mov.w	r7, #4294967295
 8002526:	4638      	mov	r0, r7
 8002528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800252a:	bf00      	nop
 800252c:	08003348 	.word	0x08003348
 8002530:	08003368 	.word	0x08003368
 8002534:	08003328 	.word	0x08003328

08002538 <__swsetup_r>:
 8002538:	4b32      	ldr	r3, [pc, #200]	; (8002604 <__swsetup_r+0xcc>)
 800253a:	b570      	push	{r4, r5, r6, lr}
 800253c:	681d      	ldr	r5, [r3, #0]
 800253e:	4606      	mov	r6, r0
 8002540:	460c      	mov	r4, r1
 8002542:	b125      	cbz	r5, 800254e <__swsetup_r+0x16>
 8002544:	69ab      	ldr	r3, [r5, #24]
 8002546:	b913      	cbnz	r3, 800254e <__swsetup_r+0x16>
 8002548:	4628      	mov	r0, r5
 800254a:	f000 f955 	bl	80027f8 <__sinit>
 800254e:	4b2e      	ldr	r3, [pc, #184]	; (8002608 <__swsetup_r+0xd0>)
 8002550:	429c      	cmp	r4, r3
 8002552:	d10f      	bne.n	8002574 <__swsetup_r+0x3c>
 8002554:	686c      	ldr	r4, [r5, #4]
 8002556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800255a:	b29a      	uxth	r2, r3
 800255c:	0715      	lsls	r5, r2, #28
 800255e:	d42c      	bmi.n	80025ba <__swsetup_r+0x82>
 8002560:	06d0      	lsls	r0, r2, #27
 8002562:	d411      	bmi.n	8002588 <__swsetup_r+0x50>
 8002564:	2209      	movs	r2, #9
 8002566:	6032      	str	r2, [r6, #0]
 8002568:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800256c:	81a3      	strh	r3, [r4, #12]
 800256e:	f04f 30ff 	mov.w	r0, #4294967295
 8002572:	bd70      	pop	{r4, r5, r6, pc}
 8002574:	4b25      	ldr	r3, [pc, #148]	; (800260c <__swsetup_r+0xd4>)
 8002576:	429c      	cmp	r4, r3
 8002578:	d101      	bne.n	800257e <__swsetup_r+0x46>
 800257a:	68ac      	ldr	r4, [r5, #8]
 800257c:	e7eb      	b.n	8002556 <__swsetup_r+0x1e>
 800257e:	4b24      	ldr	r3, [pc, #144]	; (8002610 <__swsetup_r+0xd8>)
 8002580:	429c      	cmp	r4, r3
 8002582:	bf08      	it	eq
 8002584:	68ec      	ldreq	r4, [r5, #12]
 8002586:	e7e6      	b.n	8002556 <__swsetup_r+0x1e>
 8002588:	0751      	lsls	r1, r2, #29
 800258a:	d512      	bpl.n	80025b2 <__swsetup_r+0x7a>
 800258c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800258e:	b141      	cbz	r1, 80025a2 <__swsetup_r+0x6a>
 8002590:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002594:	4299      	cmp	r1, r3
 8002596:	d002      	beq.n	800259e <__swsetup_r+0x66>
 8002598:	4630      	mov	r0, r6
 800259a:	f000 fa23 	bl	80029e4 <_free_r>
 800259e:	2300      	movs	r3, #0
 80025a0:	6363      	str	r3, [r4, #52]	; 0x34
 80025a2:	89a3      	ldrh	r3, [r4, #12]
 80025a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80025a8:	81a3      	strh	r3, [r4, #12]
 80025aa:	2300      	movs	r3, #0
 80025ac:	6063      	str	r3, [r4, #4]
 80025ae:	6923      	ldr	r3, [r4, #16]
 80025b0:	6023      	str	r3, [r4, #0]
 80025b2:	89a3      	ldrh	r3, [r4, #12]
 80025b4:	f043 0308 	orr.w	r3, r3, #8
 80025b8:	81a3      	strh	r3, [r4, #12]
 80025ba:	6923      	ldr	r3, [r4, #16]
 80025bc:	b94b      	cbnz	r3, 80025d2 <__swsetup_r+0x9a>
 80025be:	89a3      	ldrh	r3, [r4, #12]
 80025c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80025c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025c8:	d003      	beq.n	80025d2 <__swsetup_r+0x9a>
 80025ca:	4621      	mov	r1, r4
 80025cc:	4630      	mov	r0, r6
 80025ce:	f000 f9c1 	bl	8002954 <__smakebuf_r>
 80025d2:	89a2      	ldrh	r2, [r4, #12]
 80025d4:	f012 0301 	ands.w	r3, r2, #1
 80025d8:	d00c      	beq.n	80025f4 <__swsetup_r+0xbc>
 80025da:	2300      	movs	r3, #0
 80025dc:	60a3      	str	r3, [r4, #8]
 80025de:	6963      	ldr	r3, [r4, #20]
 80025e0:	425b      	negs	r3, r3
 80025e2:	61a3      	str	r3, [r4, #24]
 80025e4:	6923      	ldr	r3, [r4, #16]
 80025e6:	b953      	cbnz	r3, 80025fe <__swsetup_r+0xc6>
 80025e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025ec:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80025f0:	d1ba      	bne.n	8002568 <__swsetup_r+0x30>
 80025f2:	bd70      	pop	{r4, r5, r6, pc}
 80025f4:	0792      	lsls	r2, r2, #30
 80025f6:	bf58      	it	pl
 80025f8:	6963      	ldrpl	r3, [r4, #20]
 80025fa:	60a3      	str	r3, [r4, #8]
 80025fc:	e7f2      	b.n	80025e4 <__swsetup_r+0xac>
 80025fe:	2000      	movs	r0, #0
 8002600:	e7f7      	b.n	80025f2 <__swsetup_r+0xba>
 8002602:	bf00      	nop
 8002604:	20000010 	.word	0x20000010
 8002608:	08003348 	.word	0x08003348
 800260c:	08003368 	.word	0x08003368
 8002610:	08003328 	.word	0x08003328

08002614 <__sflush_r>:
 8002614:	898a      	ldrh	r2, [r1, #12]
 8002616:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800261a:	4605      	mov	r5, r0
 800261c:	0710      	lsls	r0, r2, #28
 800261e:	460c      	mov	r4, r1
 8002620:	d45a      	bmi.n	80026d8 <__sflush_r+0xc4>
 8002622:	684b      	ldr	r3, [r1, #4]
 8002624:	2b00      	cmp	r3, #0
 8002626:	dc05      	bgt.n	8002634 <__sflush_r+0x20>
 8002628:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800262a:	2b00      	cmp	r3, #0
 800262c:	dc02      	bgt.n	8002634 <__sflush_r+0x20>
 800262e:	2000      	movs	r0, #0
 8002630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002634:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002636:	2e00      	cmp	r6, #0
 8002638:	d0f9      	beq.n	800262e <__sflush_r+0x1a>
 800263a:	2300      	movs	r3, #0
 800263c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002640:	682f      	ldr	r7, [r5, #0]
 8002642:	602b      	str	r3, [r5, #0]
 8002644:	d033      	beq.n	80026ae <__sflush_r+0x9a>
 8002646:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002648:	89a3      	ldrh	r3, [r4, #12]
 800264a:	075a      	lsls	r2, r3, #29
 800264c:	d505      	bpl.n	800265a <__sflush_r+0x46>
 800264e:	6863      	ldr	r3, [r4, #4]
 8002650:	1ac0      	subs	r0, r0, r3
 8002652:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002654:	b10b      	cbz	r3, 800265a <__sflush_r+0x46>
 8002656:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002658:	1ac0      	subs	r0, r0, r3
 800265a:	2300      	movs	r3, #0
 800265c:	4602      	mov	r2, r0
 800265e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002660:	6a21      	ldr	r1, [r4, #32]
 8002662:	4628      	mov	r0, r5
 8002664:	47b0      	blx	r6
 8002666:	1c43      	adds	r3, r0, #1
 8002668:	89a3      	ldrh	r3, [r4, #12]
 800266a:	d106      	bne.n	800267a <__sflush_r+0x66>
 800266c:	6829      	ldr	r1, [r5, #0]
 800266e:	291d      	cmp	r1, #29
 8002670:	d84b      	bhi.n	800270a <__sflush_r+0xf6>
 8002672:	4a2b      	ldr	r2, [pc, #172]	; (8002720 <__sflush_r+0x10c>)
 8002674:	40ca      	lsrs	r2, r1
 8002676:	07d6      	lsls	r6, r2, #31
 8002678:	d547      	bpl.n	800270a <__sflush_r+0xf6>
 800267a:	2200      	movs	r2, #0
 800267c:	6062      	str	r2, [r4, #4]
 800267e:	6922      	ldr	r2, [r4, #16]
 8002680:	04d9      	lsls	r1, r3, #19
 8002682:	6022      	str	r2, [r4, #0]
 8002684:	d504      	bpl.n	8002690 <__sflush_r+0x7c>
 8002686:	1c42      	adds	r2, r0, #1
 8002688:	d101      	bne.n	800268e <__sflush_r+0x7a>
 800268a:	682b      	ldr	r3, [r5, #0]
 800268c:	b903      	cbnz	r3, 8002690 <__sflush_r+0x7c>
 800268e:	6560      	str	r0, [r4, #84]	; 0x54
 8002690:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002692:	602f      	str	r7, [r5, #0]
 8002694:	2900      	cmp	r1, #0
 8002696:	d0ca      	beq.n	800262e <__sflush_r+0x1a>
 8002698:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800269c:	4299      	cmp	r1, r3
 800269e:	d002      	beq.n	80026a6 <__sflush_r+0x92>
 80026a0:	4628      	mov	r0, r5
 80026a2:	f000 f99f 	bl	80029e4 <_free_r>
 80026a6:	2000      	movs	r0, #0
 80026a8:	6360      	str	r0, [r4, #52]	; 0x34
 80026aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026ae:	6a21      	ldr	r1, [r4, #32]
 80026b0:	2301      	movs	r3, #1
 80026b2:	4628      	mov	r0, r5
 80026b4:	47b0      	blx	r6
 80026b6:	1c41      	adds	r1, r0, #1
 80026b8:	d1c6      	bne.n	8002648 <__sflush_r+0x34>
 80026ba:	682b      	ldr	r3, [r5, #0]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d0c3      	beq.n	8002648 <__sflush_r+0x34>
 80026c0:	2b1d      	cmp	r3, #29
 80026c2:	d001      	beq.n	80026c8 <__sflush_r+0xb4>
 80026c4:	2b16      	cmp	r3, #22
 80026c6:	d101      	bne.n	80026cc <__sflush_r+0xb8>
 80026c8:	602f      	str	r7, [r5, #0]
 80026ca:	e7b0      	b.n	800262e <__sflush_r+0x1a>
 80026cc:	89a3      	ldrh	r3, [r4, #12]
 80026ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026d2:	81a3      	strh	r3, [r4, #12]
 80026d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026d8:	690f      	ldr	r7, [r1, #16]
 80026da:	2f00      	cmp	r7, #0
 80026dc:	d0a7      	beq.n	800262e <__sflush_r+0x1a>
 80026de:	0793      	lsls	r3, r2, #30
 80026e0:	bf18      	it	ne
 80026e2:	2300      	movne	r3, #0
 80026e4:	680e      	ldr	r6, [r1, #0]
 80026e6:	bf08      	it	eq
 80026e8:	694b      	ldreq	r3, [r1, #20]
 80026ea:	eba6 0807 	sub.w	r8, r6, r7
 80026ee:	600f      	str	r7, [r1, #0]
 80026f0:	608b      	str	r3, [r1, #8]
 80026f2:	f1b8 0f00 	cmp.w	r8, #0
 80026f6:	dd9a      	ble.n	800262e <__sflush_r+0x1a>
 80026f8:	4643      	mov	r3, r8
 80026fa:	463a      	mov	r2, r7
 80026fc:	6a21      	ldr	r1, [r4, #32]
 80026fe:	4628      	mov	r0, r5
 8002700:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002702:	47b0      	blx	r6
 8002704:	2800      	cmp	r0, #0
 8002706:	dc07      	bgt.n	8002718 <__sflush_r+0x104>
 8002708:	89a3      	ldrh	r3, [r4, #12]
 800270a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800270e:	81a3      	strh	r3, [r4, #12]
 8002710:	f04f 30ff 	mov.w	r0, #4294967295
 8002714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002718:	4407      	add	r7, r0
 800271a:	eba8 0800 	sub.w	r8, r8, r0
 800271e:	e7e8      	b.n	80026f2 <__sflush_r+0xde>
 8002720:	20400001 	.word	0x20400001

08002724 <_fflush_r>:
 8002724:	b538      	push	{r3, r4, r5, lr}
 8002726:	690b      	ldr	r3, [r1, #16]
 8002728:	4605      	mov	r5, r0
 800272a:	460c      	mov	r4, r1
 800272c:	b1db      	cbz	r3, 8002766 <_fflush_r+0x42>
 800272e:	b118      	cbz	r0, 8002738 <_fflush_r+0x14>
 8002730:	6983      	ldr	r3, [r0, #24]
 8002732:	b90b      	cbnz	r3, 8002738 <_fflush_r+0x14>
 8002734:	f000 f860 	bl	80027f8 <__sinit>
 8002738:	4b0c      	ldr	r3, [pc, #48]	; (800276c <_fflush_r+0x48>)
 800273a:	429c      	cmp	r4, r3
 800273c:	d109      	bne.n	8002752 <_fflush_r+0x2e>
 800273e:	686c      	ldr	r4, [r5, #4]
 8002740:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002744:	b17b      	cbz	r3, 8002766 <_fflush_r+0x42>
 8002746:	4621      	mov	r1, r4
 8002748:	4628      	mov	r0, r5
 800274a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800274e:	f7ff bf61 	b.w	8002614 <__sflush_r>
 8002752:	4b07      	ldr	r3, [pc, #28]	; (8002770 <_fflush_r+0x4c>)
 8002754:	429c      	cmp	r4, r3
 8002756:	d101      	bne.n	800275c <_fflush_r+0x38>
 8002758:	68ac      	ldr	r4, [r5, #8]
 800275a:	e7f1      	b.n	8002740 <_fflush_r+0x1c>
 800275c:	4b05      	ldr	r3, [pc, #20]	; (8002774 <_fflush_r+0x50>)
 800275e:	429c      	cmp	r4, r3
 8002760:	bf08      	it	eq
 8002762:	68ec      	ldreq	r4, [r5, #12]
 8002764:	e7ec      	b.n	8002740 <_fflush_r+0x1c>
 8002766:	2000      	movs	r0, #0
 8002768:	bd38      	pop	{r3, r4, r5, pc}
 800276a:	bf00      	nop
 800276c:	08003348 	.word	0x08003348
 8002770:	08003368 	.word	0x08003368
 8002774:	08003328 	.word	0x08003328

08002778 <_cleanup_r>:
 8002778:	4901      	ldr	r1, [pc, #4]	; (8002780 <_cleanup_r+0x8>)
 800277a:	f000 b8a9 	b.w	80028d0 <_fwalk_reent>
 800277e:	bf00      	nop
 8002780:	08002725 	.word	0x08002725

08002784 <std.isra.0>:
 8002784:	2300      	movs	r3, #0
 8002786:	b510      	push	{r4, lr}
 8002788:	4604      	mov	r4, r0
 800278a:	6003      	str	r3, [r0, #0]
 800278c:	6043      	str	r3, [r0, #4]
 800278e:	6083      	str	r3, [r0, #8]
 8002790:	8181      	strh	r1, [r0, #12]
 8002792:	6643      	str	r3, [r0, #100]	; 0x64
 8002794:	81c2      	strh	r2, [r0, #14]
 8002796:	6103      	str	r3, [r0, #16]
 8002798:	6143      	str	r3, [r0, #20]
 800279a:	6183      	str	r3, [r0, #24]
 800279c:	4619      	mov	r1, r3
 800279e:	2208      	movs	r2, #8
 80027a0:	305c      	adds	r0, #92	; 0x5c
 80027a2:	f7ff fd3d 	bl	8002220 <memset>
 80027a6:	4b05      	ldr	r3, [pc, #20]	; (80027bc <std.isra.0+0x38>)
 80027a8:	6224      	str	r4, [r4, #32]
 80027aa:	6263      	str	r3, [r4, #36]	; 0x24
 80027ac:	4b04      	ldr	r3, [pc, #16]	; (80027c0 <std.isra.0+0x3c>)
 80027ae:	62a3      	str	r3, [r4, #40]	; 0x28
 80027b0:	4b04      	ldr	r3, [pc, #16]	; (80027c4 <std.isra.0+0x40>)
 80027b2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027b4:	4b04      	ldr	r3, [pc, #16]	; (80027c8 <std.isra.0+0x44>)
 80027b6:	6323      	str	r3, [r4, #48]	; 0x30
 80027b8:	bd10      	pop	{r4, pc}
 80027ba:	bf00      	nop
 80027bc:	08003105 	.word	0x08003105
 80027c0:	08003127 	.word	0x08003127
 80027c4:	0800315f 	.word	0x0800315f
 80027c8:	08003183 	.word	0x08003183

080027cc <__sfmoreglue>:
 80027cc:	b570      	push	{r4, r5, r6, lr}
 80027ce:	2568      	movs	r5, #104	; 0x68
 80027d0:	1e4a      	subs	r2, r1, #1
 80027d2:	4355      	muls	r5, r2
 80027d4:	460e      	mov	r6, r1
 80027d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80027da:	f000 f94f 	bl	8002a7c <_malloc_r>
 80027de:	4604      	mov	r4, r0
 80027e0:	b140      	cbz	r0, 80027f4 <__sfmoreglue+0x28>
 80027e2:	2100      	movs	r1, #0
 80027e4:	e880 0042 	stmia.w	r0, {r1, r6}
 80027e8:	300c      	adds	r0, #12
 80027ea:	60a0      	str	r0, [r4, #8]
 80027ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80027f0:	f7ff fd16 	bl	8002220 <memset>
 80027f4:	4620      	mov	r0, r4
 80027f6:	bd70      	pop	{r4, r5, r6, pc}

080027f8 <__sinit>:
 80027f8:	6983      	ldr	r3, [r0, #24]
 80027fa:	b510      	push	{r4, lr}
 80027fc:	4604      	mov	r4, r0
 80027fe:	bb33      	cbnz	r3, 800284e <__sinit+0x56>
 8002800:	6483      	str	r3, [r0, #72]	; 0x48
 8002802:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002804:	6503      	str	r3, [r0, #80]	; 0x50
 8002806:	4b12      	ldr	r3, [pc, #72]	; (8002850 <__sinit+0x58>)
 8002808:	4a12      	ldr	r2, [pc, #72]	; (8002854 <__sinit+0x5c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6282      	str	r2, [r0, #40]	; 0x28
 800280e:	4298      	cmp	r0, r3
 8002810:	bf04      	itt	eq
 8002812:	2301      	moveq	r3, #1
 8002814:	6183      	streq	r3, [r0, #24]
 8002816:	f000 f81f 	bl	8002858 <__sfp>
 800281a:	6060      	str	r0, [r4, #4]
 800281c:	4620      	mov	r0, r4
 800281e:	f000 f81b 	bl	8002858 <__sfp>
 8002822:	60a0      	str	r0, [r4, #8]
 8002824:	4620      	mov	r0, r4
 8002826:	f000 f817 	bl	8002858 <__sfp>
 800282a:	2200      	movs	r2, #0
 800282c:	60e0      	str	r0, [r4, #12]
 800282e:	2104      	movs	r1, #4
 8002830:	6860      	ldr	r0, [r4, #4]
 8002832:	f7ff ffa7 	bl	8002784 <std.isra.0>
 8002836:	2201      	movs	r2, #1
 8002838:	2109      	movs	r1, #9
 800283a:	68a0      	ldr	r0, [r4, #8]
 800283c:	f7ff ffa2 	bl	8002784 <std.isra.0>
 8002840:	2202      	movs	r2, #2
 8002842:	2112      	movs	r1, #18
 8002844:	68e0      	ldr	r0, [r4, #12]
 8002846:	f7ff ff9d 	bl	8002784 <std.isra.0>
 800284a:	2301      	movs	r3, #1
 800284c:	61a3      	str	r3, [r4, #24]
 800284e:	bd10      	pop	{r4, pc}
 8002850:	08003324 	.word	0x08003324
 8002854:	08002779 	.word	0x08002779

08002858 <__sfp>:
 8002858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800285a:	4b1c      	ldr	r3, [pc, #112]	; (80028cc <__sfp+0x74>)
 800285c:	4607      	mov	r7, r0
 800285e:	681e      	ldr	r6, [r3, #0]
 8002860:	69b3      	ldr	r3, [r6, #24]
 8002862:	b913      	cbnz	r3, 800286a <__sfp+0x12>
 8002864:	4630      	mov	r0, r6
 8002866:	f7ff ffc7 	bl	80027f8 <__sinit>
 800286a:	3648      	adds	r6, #72	; 0x48
 800286c:	68b4      	ldr	r4, [r6, #8]
 800286e:	6873      	ldr	r3, [r6, #4]
 8002870:	3b01      	subs	r3, #1
 8002872:	d503      	bpl.n	800287c <__sfp+0x24>
 8002874:	6833      	ldr	r3, [r6, #0]
 8002876:	b133      	cbz	r3, 8002886 <__sfp+0x2e>
 8002878:	6836      	ldr	r6, [r6, #0]
 800287a:	e7f7      	b.n	800286c <__sfp+0x14>
 800287c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002880:	b16d      	cbz	r5, 800289e <__sfp+0x46>
 8002882:	3468      	adds	r4, #104	; 0x68
 8002884:	e7f4      	b.n	8002870 <__sfp+0x18>
 8002886:	2104      	movs	r1, #4
 8002888:	4638      	mov	r0, r7
 800288a:	f7ff ff9f 	bl	80027cc <__sfmoreglue>
 800288e:	6030      	str	r0, [r6, #0]
 8002890:	2800      	cmp	r0, #0
 8002892:	d1f1      	bne.n	8002878 <__sfp+0x20>
 8002894:	230c      	movs	r3, #12
 8002896:	4604      	mov	r4, r0
 8002898:	603b      	str	r3, [r7, #0]
 800289a:	4620      	mov	r0, r4
 800289c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800289e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028a2:	81e3      	strh	r3, [r4, #14]
 80028a4:	2301      	movs	r3, #1
 80028a6:	6665      	str	r5, [r4, #100]	; 0x64
 80028a8:	81a3      	strh	r3, [r4, #12]
 80028aa:	6025      	str	r5, [r4, #0]
 80028ac:	60a5      	str	r5, [r4, #8]
 80028ae:	6065      	str	r5, [r4, #4]
 80028b0:	6125      	str	r5, [r4, #16]
 80028b2:	6165      	str	r5, [r4, #20]
 80028b4:	61a5      	str	r5, [r4, #24]
 80028b6:	2208      	movs	r2, #8
 80028b8:	4629      	mov	r1, r5
 80028ba:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80028be:	f7ff fcaf 	bl	8002220 <memset>
 80028c2:	6365      	str	r5, [r4, #52]	; 0x34
 80028c4:	63a5      	str	r5, [r4, #56]	; 0x38
 80028c6:	64a5      	str	r5, [r4, #72]	; 0x48
 80028c8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80028ca:	e7e6      	b.n	800289a <__sfp+0x42>
 80028cc:	08003324 	.word	0x08003324

080028d0 <_fwalk_reent>:
 80028d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028d4:	4680      	mov	r8, r0
 80028d6:	4689      	mov	r9, r1
 80028d8:	2600      	movs	r6, #0
 80028da:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80028de:	b914      	cbnz	r4, 80028e6 <_fwalk_reent+0x16>
 80028e0:	4630      	mov	r0, r6
 80028e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028e6:	68a5      	ldr	r5, [r4, #8]
 80028e8:	6867      	ldr	r7, [r4, #4]
 80028ea:	3f01      	subs	r7, #1
 80028ec:	d501      	bpl.n	80028f2 <_fwalk_reent+0x22>
 80028ee:	6824      	ldr	r4, [r4, #0]
 80028f0:	e7f5      	b.n	80028de <_fwalk_reent+0xe>
 80028f2:	89ab      	ldrh	r3, [r5, #12]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d907      	bls.n	8002908 <_fwalk_reent+0x38>
 80028f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80028fc:	3301      	adds	r3, #1
 80028fe:	d003      	beq.n	8002908 <_fwalk_reent+0x38>
 8002900:	4629      	mov	r1, r5
 8002902:	4640      	mov	r0, r8
 8002904:	47c8      	blx	r9
 8002906:	4306      	orrs	r6, r0
 8002908:	3568      	adds	r5, #104	; 0x68
 800290a:	e7ee      	b.n	80028ea <_fwalk_reent+0x1a>

0800290c <__swhatbuf_r>:
 800290c:	b570      	push	{r4, r5, r6, lr}
 800290e:	460e      	mov	r6, r1
 8002910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002914:	b090      	sub	sp, #64	; 0x40
 8002916:	2900      	cmp	r1, #0
 8002918:	4614      	mov	r4, r2
 800291a:	461d      	mov	r5, r3
 800291c:	da07      	bge.n	800292e <__swhatbuf_r+0x22>
 800291e:	2300      	movs	r3, #0
 8002920:	602b      	str	r3, [r5, #0]
 8002922:	89b3      	ldrh	r3, [r6, #12]
 8002924:	061a      	lsls	r2, r3, #24
 8002926:	d410      	bmi.n	800294a <__swhatbuf_r+0x3e>
 8002928:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800292c:	e00e      	b.n	800294c <__swhatbuf_r+0x40>
 800292e:	aa01      	add	r2, sp, #4
 8002930:	f000 fc4e 	bl	80031d0 <_fstat_r>
 8002934:	2800      	cmp	r0, #0
 8002936:	dbf2      	blt.n	800291e <__swhatbuf_r+0x12>
 8002938:	9a02      	ldr	r2, [sp, #8]
 800293a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800293e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002942:	425a      	negs	r2, r3
 8002944:	415a      	adcs	r2, r3
 8002946:	602a      	str	r2, [r5, #0]
 8002948:	e7ee      	b.n	8002928 <__swhatbuf_r+0x1c>
 800294a:	2340      	movs	r3, #64	; 0x40
 800294c:	2000      	movs	r0, #0
 800294e:	6023      	str	r3, [r4, #0]
 8002950:	b010      	add	sp, #64	; 0x40
 8002952:	bd70      	pop	{r4, r5, r6, pc}

08002954 <__smakebuf_r>:
 8002954:	898b      	ldrh	r3, [r1, #12]
 8002956:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002958:	079d      	lsls	r5, r3, #30
 800295a:	4606      	mov	r6, r0
 800295c:	460c      	mov	r4, r1
 800295e:	d507      	bpl.n	8002970 <__smakebuf_r+0x1c>
 8002960:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002964:	6023      	str	r3, [r4, #0]
 8002966:	6123      	str	r3, [r4, #16]
 8002968:	2301      	movs	r3, #1
 800296a:	6163      	str	r3, [r4, #20]
 800296c:	b002      	add	sp, #8
 800296e:	bd70      	pop	{r4, r5, r6, pc}
 8002970:	ab01      	add	r3, sp, #4
 8002972:	466a      	mov	r2, sp
 8002974:	f7ff ffca 	bl	800290c <__swhatbuf_r>
 8002978:	9900      	ldr	r1, [sp, #0]
 800297a:	4605      	mov	r5, r0
 800297c:	4630      	mov	r0, r6
 800297e:	f000 f87d 	bl	8002a7c <_malloc_r>
 8002982:	b948      	cbnz	r0, 8002998 <__smakebuf_r+0x44>
 8002984:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002988:	059a      	lsls	r2, r3, #22
 800298a:	d4ef      	bmi.n	800296c <__smakebuf_r+0x18>
 800298c:	f023 0303 	bic.w	r3, r3, #3
 8002990:	f043 0302 	orr.w	r3, r3, #2
 8002994:	81a3      	strh	r3, [r4, #12]
 8002996:	e7e3      	b.n	8002960 <__smakebuf_r+0xc>
 8002998:	4b0d      	ldr	r3, [pc, #52]	; (80029d0 <__smakebuf_r+0x7c>)
 800299a:	62b3      	str	r3, [r6, #40]	; 0x28
 800299c:	89a3      	ldrh	r3, [r4, #12]
 800299e:	6020      	str	r0, [r4, #0]
 80029a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029a4:	81a3      	strh	r3, [r4, #12]
 80029a6:	9b00      	ldr	r3, [sp, #0]
 80029a8:	6120      	str	r0, [r4, #16]
 80029aa:	6163      	str	r3, [r4, #20]
 80029ac:	9b01      	ldr	r3, [sp, #4]
 80029ae:	b15b      	cbz	r3, 80029c8 <__smakebuf_r+0x74>
 80029b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80029b4:	4630      	mov	r0, r6
 80029b6:	f000 fc1d 	bl	80031f4 <_isatty_r>
 80029ba:	b128      	cbz	r0, 80029c8 <__smakebuf_r+0x74>
 80029bc:	89a3      	ldrh	r3, [r4, #12]
 80029be:	f023 0303 	bic.w	r3, r3, #3
 80029c2:	f043 0301 	orr.w	r3, r3, #1
 80029c6:	81a3      	strh	r3, [r4, #12]
 80029c8:	89a3      	ldrh	r3, [r4, #12]
 80029ca:	431d      	orrs	r5, r3
 80029cc:	81a5      	strh	r5, [r4, #12]
 80029ce:	e7cd      	b.n	800296c <__smakebuf_r+0x18>
 80029d0:	08002779 	.word	0x08002779

080029d4 <malloc>:
 80029d4:	4b02      	ldr	r3, [pc, #8]	; (80029e0 <malloc+0xc>)
 80029d6:	4601      	mov	r1, r0
 80029d8:	6818      	ldr	r0, [r3, #0]
 80029da:	f000 b84f 	b.w	8002a7c <_malloc_r>
 80029de:	bf00      	nop
 80029e0:	20000010 	.word	0x20000010

080029e4 <_free_r>:
 80029e4:	b538      	push	{r3, r4, r5, lr}
 80029e6:	4605      	mov	r5, r0
 80029e8:	2900      	cmp	r1, #0
 80029ea:	d043      	beq.n	8002a74 <_free_r+0x90>
 80029ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80029f0:	1f0c      	subs	r4, r1, #4
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	bfb8      	it	lt
 80029f6:	18e4      	addlt	r4, r4, r3
 80029f8:	f000 fc2c 	bl	8003254 <__malloc_lock>
 80029fc:	4a1e      	ldr	r2, [pc, #120]	; (8002a78 <_free_r+0x94>)
 80029fe:	6813      	ldr	r3, [r2, #0]
 8002a00:	4610      	mov	r0, r2
 8002a02:	b933      	cbnz	r3, 8002a12 <_free_r+0x2e>
 8002a04:	6063      	str	r3, [r4, #4]
 8002a06:	6014      	str	r4, [r2, #0]
 8002a08:	4628      	mov	r0, r5
 8002a0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a0e:	f000 bc22 	b.w	8003256 <__malloc_unlock>
 8002a12:	42a3      	cmp	r3, r4
 8002a14:	d90b      	bls.n	8002a2e <_free_r+0x4a>
 8002a16:	6821      	ldr	r1, [r4, #0]
 8002a18:	1862      	adds	r2, r4, r1
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	bf01      	itttt	eq
 8002a1e:	681a      	ldreq	r2, [r3, #0]
 8002a20:	685b      	ldreq	r3, [r3, #4]
 8002a22:	1852      	addeq	r2, r2, r1
 8002a24:	6022      	streq	r2, [r4, #0]
 8002a26:	6063      	str	r3, [r4, #4]
 8002a28:	6004      	str	r4, [r0, #0]
 8002a2a:	e7ed      	b.n	8002a08 <_free_r+0x24>
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	685a      	ldr	r2, [r3, #4]
 8002a30:	b10a      	cbz	r2, 8002a36 <_free_r+0x52>
 8002a32:	42a2      	cmp	r2, r4
 8002a34:	d9fa      	bls.n	8002a2c <_free_r+0x48>
 8002a36:	6819      	ldr	r1, [r3, #0]
 8002a38:	1858      	adds	r0, r3, r1
 8002a3a:	42a0      	cmp	r0, r4
 8002a3c:	d10b      	bne.n	8002a56 <_free_r+0x72>
 8002a3e:	6820      	ldr	r0, [r4, #0]
 8002a40:	4401      	add	r1, r0
 8002a42:	1858      	adds	r0, r3, r1
 8002a44:	4282      	cmp	r2, r0
 8002a46:	6019      	str	r1, [r3, #0]
 8002a48:	d1de      	bne.n	8002a08 <_free_r+0x24>
 8002a4a:	6810      	ldr	r0, [r2, #0]
 8002a4c:	6852      	ldr	r2, [r2, #4]
 8002a4e:	4401      	add	r1, r0
 8002a50:	6019      	str	r1, [r3, #0]
 8002a52:	605a      	str	r2, [r3, #4]
 8002a54:	e7d8      	b.n	8002a08 <_free_r+0x24>
 8002a56:	d902      	bls.n	8002a5e <_free_r+0x7a>
 8002a58:	230c      	movs	r3, #12
 8002a5a:	602b      	str	r3, [r5, #0]
 8002a5c:	e7d4      	b.n	8002a08 <_free_r+0x24>
 8002a5e:	6820      	ldr	r0, [r4, #0]
 8002a60:	1821      	adds	r1, r4, r0
 8002a62:	428a      	cmp	r2, r1
 8002a64:	bf01      	itttt	eq
 8002a66:	6811      	ldreq	r1, [r2, #0]
 8002a68:	6852      	ldreq	r2, [r2, #4]
 8002a6a:	1809      	addeq	r1, r1, r0
 8002a6c:	6021      	streq	r1, [r4, #0]
 8002a6e:	6062      	str	r2, [r4, #4]
 8002a70:	605c      	str	r4, [r3, #4]
 8002a72:	e7c9      	b.n	8002a08 <_free_r+0x24>
 8002a74:	bd38      	pop	{r3, r4, r5, pc}
 8002a76:	bf00      	nop
 8002a78:	200004c0 	.word	0x200004c0

08002a7c <_malloc_r>:
 8002a7c:	b570      	push	{r4, r5, r6, lr}
 8002a7e:	1ccd      	adds	r5, r1, #3
 8002a80:	f025 0503 	bic.w	r5, r5, #3
 8002a84:	3508      	adds	r5, #8
 8002a86:	2d0c      	cmp	r5, #12
 8002a88:	bf38      	it	cc
 8002a8a:	250c      	movcc	r5, #12
 8002a8c:	2d00      	cmp	r5, #0
 8002a8e:	4606      	mov	r6, r0
 8002a90:	db01      	blt.n	8002a96 <_malloc_r+0x1a>
 8002a92:	42a9      	cmp	r1, r5
 8002a94:	d903      	bls.n	8002a9e <_malloc_r+0x22>
 8002a96:	230c      	movs	r3, #12
 8002a98:	6033      	str	r3, [r6, #0]
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	bd70      	pop	{r4, r5, r6, pc}
 8002a9e:	f000 fbd9 	bl	8003254 <__malloc_lock>
 8002aa2:	4a23      	ldr	r2, [pc, #140]	; (8002b30 <_malloc_r+0xb4>)
 8002aa4:	6814      	ldr	r4, [r2, #0]
 8002aa6:	4621      	mov	r1, r4
 8002aa8:	b991      	cbnz	r1, 8002ad0 <_malloc_r+0x54>
 8002aaa:	4c22      	ldr	r4, [pc, #136]	; (8002b34 <_malloc_r+0xb8>)
 8002aac:	6823      	ldr	r3, [r4, #0]
 8002aae:	b91b      	cbnz	r3, 8002ab8 <_malloc_r+0x3c>
 8002ab0:	4630      	mov	r0, r6
 8002ab2:	f000 fb17 	bl	80030e4 <_sbrk_r>
 8002ab6:	6020      	str	r0, [r4, #0]
 8002ab8:	4629      	mov	r1, r5
 8002aba:	4630      	mov	r0, r6
 8002abc:	f000 fb12 	bl	80030e4 <_sbrk_r>
 8002ac0:	1c43      	adds	r3, r0, #1
 8002ac2:	d126      	bne.n	8002b12 <_malloc_r+0x96>
 8002ac4:	230c      	movs	r3, #12
 8002ac6:	4630      	mov	r0, r6
 8002ac8:	6033      	str	r3, [r6, #0]
 8002aca:	f000 fbc4 	bl	8003256 <__malloc_unlock>
 8002ace:	e7e4      	b.n	8002a9a <_malloc_r+0x1e>
 8002ad0:	680b      	ldr	r3, [r1, #0]
 8002ad2:	1b5b      	subs	r3, r3, r5
 8002ad4:	d41a      	bmi.n	8002b0c <_malloc_r+0x90>
 8002ad6:	2b0b      	cmp	r3, #11
 8002ad8:	d90f      	bls.n	8002afa <_malloc_r+0x7e>
 8002ada:	600b      	str	r3, [r1, #0]
 8002adc:	18cc      	adds	r4, r1, r3
 8002ade:	50cd      	str	r5, [r1, r3]
 8002ae0:	4630      	mov	r0, r6
 8002ae2:	f000 fbb8 	bl	8003256 <__malloc_unlock>
 8002ae6:	f104 000b 	add.w	r0, r4, #11
 8002aea:	1d23      	adds	r3, r4, #4
 8002aec:	f020 0007 	bic.w	r0, r0, #7
 8002af0:	1ac3      	subs	r3, r0, r3
 8002af2:	d01b      	beq.n	8002b2c <_malloc_r+0xb0>
 8002af4:	425a      	negs	r2, r3
 8002af6:	50e2      	str	r2, [r4, r3]
 8002af8:	bd70      	pop	{r4, r5, r6, pc}
 8002afa:	428c      	cmp	r4, r1
 8002afc:	bf0b      	itete	eq
 8002afe:	6863      	ldreq	r3, [r4, #4]
 8002b00:	684b      	ldrne	r3, [r1, #4]
 8002b02:	6013      	streq	r3, [r2, #0]
 8002b04:	6063      	strne	r3, [r4, #4]
 8002b06:	bf18      	it	ne
 8002b08:	460c      	movne	r4, r1
 8002b0a:	e7e9      	b.n	8002ae0 <_malloc_r+0x64>
 8002b0c:	460c      	mov	r4, r1
 8002b0e:	6849      	ldr	r1, [r1, #4]
 8002b10:	e7ca      	b.n	8002aa8 <_malloc_r+0x2c>
 8002b12:	1cc4      	adds	r4, r0, #3
 8002b14:	f024 0403 	bic.w	r4, r4, #3
 8002b18:	42a0      	cmp	r0, r4
 8002b1a:	d005      	beq.n	8002b28 <_malloc_r+0xac>
 8002b1c:	1a21      	subs	r1, r4, r0
 8002b1e:	4630      	mov	r0, r6
 8002b20:	f000 fae0 	bl	80030e4 <_sbrk_r>
 8002b24:	3001      	adds	r0, #1
 8002b26:	d0cd      	beq.n	8002ac4 <_malloc_r+0x48>
 8002b28:	6025      	str	r5, [r4, #0]
 8002b2a:	e7d9      	b.n	8002ae0 <_malloc_r+0x64>
 8002b2c:	bd70      	pop	{r4, r5, r6, pc}
 8002b2e:	bf00      	nop
 8002b30:	200004c0 	.word	0x200004c0
 8002b34:	200004c4 	.word	0x200004c4

08002b38 <__sfputc_r>:
 8002b38:	6893      	ldr	r3, [r2, #8]
 8002b3a:	b410      	push	{r4}
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	6093      	str	r3, [r2, #8]
 8002b42:	da08      	bge.n	8002b56 <__sfputc_r+0x1e>
 8002b44:	6994      	ldr	r4, [r2, #24]
 8002b46:	42a3      	cmp	r3, r4
 8002b48:	db02      	blt.n	8002b50 <__sfputc_r+0x18>
 8002b4a:	b2cb      	uxtb	r3, r1
 8002b4c:	2b0a      	cmp	r3, #10
 8002b4e:	d102      	bne.n	8002b56 <__sfputc_r+0x1e>
 8002b50:	bc10      	pop	{r4}
 8002b52:	f7ff bc9f 	b.w	8002494 <__swbuf_r>
 8002b56:	6813      	ldr	r3, [r2, #0]
 8002b58:	1c58      	adds	r0, r3, #1
 8002b5a:	6010      	str	r0, [r2, #0]
 8002b5c:	7019      	strb	r1, [r3, #0]
 8002b5e:	b2c8      	uxtb	r0, r1
 8002b60:	bc10      	pop	{r4}
 8002b62:	4770      	bx	lr

08002b64 <__sfputs_r>:
 8002b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b66:	4606      	mov	r6, r0
 8002b68:	460f      	mov	r7, r1
 8002b6a:	4614      	mov	r4, r2
 8002b6c:	18d5      	adds	r5, r2, r3
 8002b6e:	42ac      	cmp	r4, r5
 8002b70:	d101      	bne.n	8002b76 <__sfputs_r+0x12>
 8002b72:	2000      	movs	r0, #0
 8002b74:	e007      	b.n	8002b86 <__sfputs_r+0x22>
 8002b76:	463a      	mov	r2, r7
 8002b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b7c:	4630      	mov	r0, r6
 8002b7e:	f7ff ffdb 	bl	8002b38 <__sfputc_r>
 8002b82:	1c43      	adds	r3, r0, #1
 8002b84:	d1f3      	bne.n	8002b6e <__sfputs_r+0xa>
 8002b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002b88 <_vfiprintf_r>:
 8002b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b8c:	b09d      	sub	sp, #116	; 0x74
 8002b8e:	460c      	mov	r4, r1
 8002b90:	4617      	mov	r7, r2
 8002b92:	9303      	str	r3, [sp, #12]
 8002b94:	4606      	mov	r6, r0
 8002b96:	b118      	cbz	r0, 8002ba0 <_vfiprintf_r+0x18>
 8002b98:	6983      	ldr	r3, [r0, #24]
 8002b9a:	b90b      	cbnz	r3, 8002ba0 <_vfiprintf_r+0x18>
 8002b9c:	f7ff fe2c 	bl	80027f8 <__sinit>
 8002ba0:	4b7c      	ldr	r3, [pc, #496]	; (8002d94 <_vfiprintf_r+0x20c>)
 8002ba2:	429c      	cmp	r4, r3
 8002ba4:	d157      	bne.n	8002c56 <_vfiprintf_r+0xce>
 8002ba6:	6874      	ldr	r4, [r6, #4]
 8002ba8:	89a3      	ldrh	r3, [r4, #12]
 8002baa:	0718      	lsls	r0, r3, #28
 8002bac:	d55d      	bpl.n	8002c6a <_vfiprintf_r+0xe2>
 8002bae:	6923      	ldr	r3, [r4, #16]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d05a      	beq.n	8002c6a <_vfiprintf_r+0xe2>
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	9309      	str	r3, [sp, #36]	; 0x24
 8002bb8:	2320      	movs	r3, #32
 8002bba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002bbe:	2330      	movs	r3, #48	; 0x30
 8002bc0:	f04f 0b01 	mov.w	fp, #1
 8002bc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002bc8:	46b8      	mov	r8, r7
 8002bca:	4645      	mov	r5, r8
 8002bcc:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d155      	bne.n	8002c80 <_vfiprintf_r+0xf8>
 8002bd4:	ebb8 0a07 	subs.w	sl, r8, r7
 8002bd8:	d00b      	beq.n	8002bf2 <_vfiprintf_r+0x6a>
 8002bda:	4653      	mov	r3, sl
 8002bdc:	463a      	mov	r2, r7
 8002bde:	4621      	mov	r1, r4
 8002be0:	4630      	mov	r0, r6
 8002be2:	f7ff ffbf 	bl	8002b64 <__sfputs_r>
 8002be6:	3001      	adds	r0, #1
 8002be8:	f000 80c4 	beq.w	8002d74 <_vfiprintf_r+0x1ec>
 8002bec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002bee:	4453      	add	r3, sl
 8002bf0:	9309      	str	r3, [sp, #36]	; 0x24
 8002bf2:	f898 3000 	ldrb.w	r3, [r8]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f000 80bc 	beq.w	8002d74 <_vfiprintf_r+0x1ec>
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8002c02:	9304      	str	r3, [sp, #16]
 8002c04:	9307      	str	r3, [sp, #28]
 8002c06:	9205      	str	r2, [sp, #20]
 8002c08:	9306      	str	r3, [sp, #24]
 8002c0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c0e:	931a      	str	r3, [sp, #104]	; 0x68
 8002c10:	2205      	movs	r2, #5
 8002c12:	7829      	ldrb	r1, [r5, #0]
 8002c14:	4860      	ldr	r0, [pc, #384]	; (8002d98 <_vfiprintf_r+0x210>)
 8002c16:	f000 fb0f 	bl	8003238 <memchr>
 8002c1a:	f105 0801 	add.w	r8, r5, #1
 8002c1e:	9b04      	ldr	r3, [sp, #16]
 8002c20:	2800      	cmp	r0, #0
 8002c22:	d131      	bne.n	8002c88 <_vfiprintf_r+0x100>
 8002c24:	06d9      	lsls	r1, r3, #27
 8002c26:	bf44      	itt	mi
 8002c28:	2220      	movmi	r2, #32
 8002c2a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002c2e:	071a      	lsls	r2, r3, #28
 8002c30:	bf44      	itt	mi
 8002c32:	222b      	movmi	r2, #43	; 0x2b
 8002c34:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002c38:	782a      	ldrb	r2, [r5, #0]
 8002c3a:	2a2a      	cmp	r2, #42	; 0x2a
 8002c3c:	d02c      	beq.n	8002c98 <_vfiprintf_r+0x110>
 8002c3e:	2100      	movs	r1, #0
 8002c40:	200a      	movs	r0, #10
 8002c42:	9a07      	ldr	r2, [sp, #28]
 8002c44:	46a8      	mov	r8, r5
 8002c46:	f898 3000 	ldrb.w	r3, [r8]
 8002c4a:	3501      	adds	r5, #1
 8002c4c:	3b30      	subs	r3, #48	; 0x30
 8002c4e:	2b09      	cmp	r3, #9
 8002c50:	d96d      	bls.n	8002d2e <_vfiprintf_r+0x1a6>
 8002c52:	b371      	cbz	r1, 8002cb2 <_vfiprintf_r+0x12a>
 8002c54:	e026      	b.n	8002ca4 <_vfiprintf_r+0x11c>
 8002c56:	4b51      	ldr	r3, [pc, #324]	; (8002d9c <_vfiprintf_r+0x214>)
 8002c58:	429c      	cmp	r4, r3
 8002c5a:	d101      	bne.n	8002c60 <_vfiprintf_r+0xd8>
 8002c5c:	68b4      	ldr	r4, [r6, #8]
 8002c5e:	e7a3      	b.n	8002ba8 <_vfiprintf_r+0x20>
 8002c60:	4b4f      	ldr	r3, [pc, #316]	; (8002da0 <_vfiprintf_r+0x218>)
 8002c62:	429c      	cmp	r4, r3
 8002c64:	bf08      	it	eq
 8002c66:	68f4      	ldreq	r4, [r6, #12]
 8002c68:	e79e      	b.n	8002ba8 <_vfiprintf_r+0x20>
 8002c6a:	4621      	mov	r1, r4
 8002c6c:	4630      	mov	r0, r6
 8002c6e:	f7ff fc63 	bl	8002538 <__swsetup_r>
 8002c72:	2800      	cmp	r0, #0
 8002c74:	d09e      	beq.n	8002bb4 <_vfiprintf_r+0x2c>
 8002c76:	f04f 30ff 	mov.w	r0, #4294967295
 8002c7a:	b01d      	add	sp, #116	; 0x74
 8002c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c80:	2b25      	cmp	r3, #37	; 0x25
 8002c82:	d0a7      	beq.n	8002bd4 <_vfiprintf_r+0x4c>
 8002c84:	46a8      	mov	r8, r5
 8002c86:	e7a0      	b.n	8002bca <_vfiprintf_r+0x42>
 8002c88:	4a43      	ldr	r2, [pc, #268]	; (8002d98 <_vfiprintf_r+0x210>)
 8002c8a:	4645      	mov	r5, r8
 8002c8c:	1a80      	subs	r0, r0, r2
 8002c8e:	fa0b f000 	lsl.w	r0, fp, r0
 8002c92:	4318      	orrs	r0, r3
 8002c94:	9004      	str	r0, [sp, #16]
 8002c96:	e7bb      	b.n	8002c10 <_vfiprintf_r+0x88>
 8002c98:	9a03      	ldr	r2, [sp, #12]
 8002c9a:	1d11      	adds	r1, r2, #4
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	9103      	str	r1, [sp, #12]
 8002ca0:	2a00      	cmp	r2, #0
 8002ca2:	db01      	blt.n	8002ca8 <_vfiprintf_r+0x120>
 8002ca4:	9207      	str	r2, [sp, #28]
 8002ca6:	e004      	b.n	8002cb2 <_vfiprintf_r+0x12a>
 8002ca8:	4252      	negs	r2, r2
 8002caa:	f043 0302 	orr.w	r3, r3, #2
 8002cae:	9207      	str	r2, [sp, #28]
 8002cb0:	9304      	str	r3, [sp, #16]
 8002cb2:	f898 3000 	ldrb.w	r3, [r8]
 8002cb6:	2b2e      	cmp	r3, #46	; 0x2e
 8002cb8:	d110      	bne.n	8002cdc <_vfiprintf_r+0x154>
 8002cba:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002cbe:	f108 0101 	add.w	r1, r8, #1
 8002cc2:	2b2a      	cmp	r3, #42	; 0x2a
 8002cc4:	d137      	bne.n	8002d36 <_vfiprintf_r+0x1ae>
 8002cc6:	9b03      	ldr	r3, [sp, #12]
 8002cc8:	f108 0802 	add.w	r8, r8, #2
 8002ccc:	1d1a      	adds	r2, r3, #4
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	9203      	str	r2, [sp, #12]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	bfb8      	it	lt
 8002cd6:	f04f 33ff 	movlt.w	r3, #4294967295
 8002cda:	9305      	str	r3, [sp, #20]
 8002cdc:	4d31      	ldr	r5, [pc, #196]	; (8002da4 <_vfiprintf_r+0x21c>)
 8002cde:	2203      	movs	r2, #3
 8002ce0:	f898 1000 	ldrb.w	r1, [r8]
 8002ce4:	4628      	mov	r0, r5
 8002ce6:	f000 faa7 	bl	8003238 <memchr>
 8002cea:	b140      	cbz	r0, 8002cfe <_vfiprintf_r+0x176>
 8002cec:	2340      	movs	r3, #64	; 0x40
 8002cee:	1b40      	subs	r0, r0, r5
 8002cf0:	fa03 f000 	lsl.w	r0, r3, r0
 8002cf4:	9b04      	ldr	r3, [sp, #16]
 8002cf6:	f108 0801 	add.w	r8, r8, #1
 8002cfa:	4303      	orrs	r3, r0
 8002cfc:	9304      	str	r3, [sp, #16]
 8002cfe:	f898 1000 	ldrb.w	r1, [r8]
 8002d02:	2206      	movs	r2, #6
 8002d04:	4828      	ldr	r0, [pc, #160]	; (8002da8 <_vfiprintf_r+0x220>)
 8002d06:	f108 0701 	add.w	r7, r8, #1
 8002d0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d0e:	f000 fa93 	bl	8003238 <memchr>
 8002d12:	2800      	cmp	r0, #0
 8002d14:	d034      	beq.n	8002d80 <_vfiprintf_r+0x1f8>
 8002d16:	4b25      	ldr	r3, [pc, #148]	; (8002dac <_vfiprintf_r+0x224>)
 8002d18:	bb03      	cbnz	r3, 8002d5c <_vfiprintf_r+0x1d4>
 8002d1a:	9b03      	ldr	r3, [sp, #12]
 8002d1c:	3307      	adds	r3, #7
 8002d1e:	f023 0307 	bic.w	r3, r3, #7
 8002d22:	3308      	adds	r3, #8
 8002d24:	9303      	str	r3, [sp, #12]
 8002d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d28:	444b      	add	r3, r9
 8002d2a:	9309      	str	r3, [sp, #36]	; 0x24
 8002d2c:	e74c      	b.n	8002bc8 <_vfiprintf_r+0x40>
 8002d2e:	fb00 3202 	mla	r2, r0, r2, r3
 8002d32:	2101      	movs	r1, #1
 8002d34:	e786      	b.n	8002c44 <_vfiprintf_r+0xbc>
 8002d36:	2300      	movs	r3, #0
 8002d38:	250a      	movs	r5, #10
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	9305      	str	r3, [sp, #20]
 8002d3e:	4688      	mov	r8, r1
 8002d40:	f898 2000 	ldrb.w	r2, [r8]
 8002d44:	3101      	adds	r1, #1
 8002d46:	3a30      	subs	r2, #48	; 0x30
 8002d48:	2a09      	cmp	r2, #9
 8002d4a:	d903      	bls.n	8002d54 <_vfiprintf_r+0x1cc>
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d0c5      	beq.n	8002cdc <_vfiprintf_r+0x154>
 8002d50:	9005      	str	r0, [sp, #20]
 8002d52:	e7c3      	b.n	8002cdc <_vfiprintf_r+0x154>
 8002d54:	fb05 2000 	mla	r0, r5, r0, r2
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e7f0      	b.n	8002d3e <_vfiprintf_r+0x1b6>
 8002d5c:	ab03      	add	r3, sp, #12
 8002d5e:	9300      	str	r3, [sp, #0]
 8002d60:	4622      	mov	r2, r4
 8002d62:	4b13      	ldr	r3, [pc, #76]	; (8002db0 <_vfiprintf_r+0x228>)
 8002d64:	a904      	add	r1, sp, #16
 8002d66:	4630      	mov	r0, r6
 8002d68:	f3af 8000 	nop.w
 8002d6c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002d70:	4681      	mov	r9, r0
 8002d72:	d1d8      	bne.n	8002d26 <_vfiprintf_r+0x19e>
 8002d74:	89a3      	ldrh	r3, [r4, #12]
 8002d76:	065b      	lsls	r3, r3, #25
 8002d78:	f53f af7d 	bmi.w	8002c76 <_vfiprintf_r+0xee>
 8002d7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002d7e:	e77c      	b.n	8002c7a <_vfiprintf_r+0xf2>
 8002d80:	ab03      	add	r3, sp, #12
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	4622      	mov	r2, r4
 8002d86:	4b0a      	ldr	r3, [pc, #40]	; (8002db0 <_vfiprintf_r+0x228>)
 8002d88:	a904      	add	r1, sp, #16
 8002d8a:	4630      	mov	r0, r6
 8002d8c:	f000 f88a 	bl	8002ea4 <_printf_i>
 8002d90:	e7ec      	b.n	8002d6c <_vfiprintf_r+0x1e4>
 8002d92:	bf00      	nop
 8002d94:	08003348 	.word	0x08003348
 8002d98:	08003388 	.word	0x08003388
 8002d9c:	08003368 	.word	0x08003368
 8002da0:	08003328 	.word	0x08003328
 8002da4:	0800338e 	.word	0x0800338e
 8002da8:	08003392 	.word	0x08003392
 8002dac:	00000000 	.word	0x00000000
 8002db0:	08002b65 	.word	0x08002b65

08002db4 <_printf_common>:
 8002db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002db8:	4691      	mov	r9, r2
 8002dba:	461f      	mov	r7, r3
 8002dbc:	688a      	ldr	r2, [r1, #8]
 8002dbe:	690b      	ldr	r3, [r1, #16]
 8002dc0:	4606      	mov	r6, r0
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	bfb8      	it	lt
 8002dc6:	4613      	movlt	r3, r2
 8002dc8:	f8c9 3000 	str.w	r3, [r9]
 8002dcc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002dd0:	460c      	mov	r4, r1
 8002dd2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002dd6:	b112      	cbz	r2, 8002dde <_printf_common+0x2a>
 8002dd8:	3301      	adds	r3, #1
 8002dda:	f8c9 3000 	str.w	r3, [r9]
 8002dde:	6823      	ldr	r3, [r4, #0]
 8002de0:	0699      	lsls	r1, r3, #26
 8002de2:	bf42      	ittt	mi
 8002de4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002de8:	3302      	addmi	r3, #2
 8002dea:	f8c9 3000 	strmi.w	r3, [r9]
 8002dee:	6825      	ldr	r5, [r4, #0]
 8002df0:	f015 0506 	ands.w	r5, r5, #6
 8002df4:	d107      	bne.n	8002e06 <_printf_common+0x52>
 8002df6:	f104 0a19 	add.w	sl, r4, #25
 8002dfa:	68e3      	ldr	r3, [r4, #12]
 8002dfc:	f8d9 2000 	ldr.w	r2, [r9]
 8002e00:	1a9b      	subs	r3, r3, r2
 8002e02:	429d      	cmp	r5, r3
 8002e04:	db2a      	blt.n	8002e5c <_printf_common+0xa8>
 8002e06:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002e0a:	6822      	ldr	r2, [r4, #0]
 8002e0c:	3300      	adds	r3, #0
 8002e0e:	bf18      	it	ne
 8002e10:	2301      	movne	r3, #1
 8002e12:	0692      	lsls	r2, r2, #26
 8002e14:	d42f      	bmi.n	8002e76 <_printf_common+0xc2>
 8002e16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e1a:	4639      	mov	r1, r7
 8002e1c:	4630      	mov	r0, r6
 8002e1e:	47c0      	blx	r8
 8002e20:	3001      	adds	r0, #1
 8002e22:	d022      	beq.n	8002e6a <_printf_common+0xb6>
 8002e24:	6823      	ldr	r3, [r4, #0]
 8002e26:	68e5      	ldr	r5, [r4, #12]
 8002e28:	f003 0306 	and.w	r3, r3, #6
 8002e2c:	2b04      	cmp	r3, #4
 8002e2e:	bf18      	it	ne
 8002e30:	2500      	movne	r5, #0
 8002e32:	f8d9 2000 	ldr.w	r2, [r9]
 8002e36:	f04f 0900 	mov.w	r9, #0
 8002e3a:	bf08      	it	eq
 8002e3c:	1aad      	subeq	r5, r5, r2
 8002e3e:	68a3      	ldr	r3, [r4, #8]
 8002e40:	6922      	ldr	r2, [r4, #16]
 8002e42:	bf08      	it	eq
 8002e44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	bfc4      	itt	gt
 8002e4c:	1a9b      	subgt	r3, r3, r2
 8002e4e:	18ed      	addgt	r5, r5, r3
 8002e50:	341a      	adds	r4, #26
 8002e52:	454d      	cmp	r5, r9
 8002e54:	d11b      	bne.n	8002e8e <_printf_common+0xda>
 8002e56:	2000      	movs	r0, #0
 8002e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	4652      	mov	r2, sl
 8002e60:	4639      	mov	r1, r7
 8002e62:	4630      	mov	r0, r6
 8002e64:	47c0      	blx	r8
 8002e66:	3001      	adds	r0, #1
 8002e68:	d103      	bne.n	8002e72 <_printf_common+0xbe>
 8002e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e72:	3501      	adds	r5, #1
 8002e74:	e7c1      	b.n	8002dfa <_printf_common+0x46>
 8002e76:	2030      	movs	r0, #48	; 0x30
 8002e78:	18e1      	adds	r1, r4, r3
 8002e7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e7e:	1c5a      	adds	r2, r3, #1
 8002e80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e84:	4422      	add	r2, r4
 8002e86:	3302      	adds	r3, #2
 8002e88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e8c:	e7c3      	b.n	8002e16 <_printf_common+0x62>
 8002e8e:	2301      	movs	r3, #1
 8002e90:	4622      	mov	r2, r4
 8002e92:	4639      	mov	r1, r7
 8002e94:	4630      	mov	r0, r6
 8002e96:	47c0      	blx	r8
 8002e98:	3001      	adds	r0, #1
 8002e9a:	d0e6      	beq.n	8002e6a <_printf_common+0xb6>
 8002e9c:	f109 0901 	add.w	r9, r9, #1
 8002ea0:	e7d7      	b.n	8002e52 <_printf_common+0x9e>
	...

08002ea4 <_printf_i>:
 8002ea4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ea8:	4617      	mov	r7, r2
 8002eaa:	7e0a      	ldrb	r2, [r1, #24]
 8002eac:	b085      	sub	sp, #20
 8002eae:	2a6e      	cmp	r2, #110	; 0x6e
 8002eb0:	4698      	mov	r8, r3
 8002eb2:	4606      	mov	r6, r0
 8002eb4:	460c      	mov	r4, r1
 8002eb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002eb8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002ebc:	f000 80bc 	beq.w	8003038 <_printf_i+0x194>
 8002ec0:	d81a      	bhi.n	8002ef8 <_printf_i+0x54>
 8002ec2:	2a63      	cmp	r2, #99	; 0x63
 8002ec4:	d02e      	beq.n	8002f24 <_printf_i+0x80>
 8002ec6:	d80a      	bhi.n	8002ede <_printf_i+0x3a>
 8002ec8:	2a00      	cmp	r2, #0
 8002eca:	f000 80c8 	beq.w	800305e <_printf_i+0x1ba>
 8002ece:	2a58      	cmp	r2, #88	; 0x58
 8002ed0:	f000 808a 	beq.w	8002fe8 <_printf_i+0x144>
 8002ed4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ed8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002edc:	e02a      	b.n	8002f34 <_printf_i+0x90>
 8002ede:	2a64      	cmp	r2, #100	; 0x64
 8002ee0:	d001      	beq.n	8002ee6 <_printf_i+0x42>
 8002ee2:	2a69      	cmp	r2, #105	; 0x69
 8002ee4:	d1f6      	bne.n	8002ed4 <_printf_i+0x30>
 8002ee6:	6821      	ldr	r1, [r4, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002eee:	d023      	beq.n	8002f38 <_printf_i+0x94>
 8002ef0:	1d11      	adds	r1, r2, #4
 8002ef2:	6019      	str	r1, [r3, #0]
 8002ef4:	6813      	ldr	r3, [r2, #0]
 8002ef6:	e027      	b.n	8002f48 <_printf_i+0xa4>
 8002ef8:	2a73      	cmp	r2, #115	; 0x73
 8002efa:	f000 80b4 	beq.w	8003066 <_printf_i+0x1c2>
 8002efe:	d808      	bhi.n	8002f12 <_printf_i+0x6e>
 8002f00:	2a6f      	cmp	r2, #111	; 0x6f
 8002f02:	d02a      	beq.n	8002f5a <_printf_i+0xb6>
 8002f04:	2a70      	cmp	r2, #112	; 0x70
 8002f06:	d1e5      	bne.n	8002ed4 <_printf_i+0x30>
 8002f08:	680a      	ldr	r2, [r1, #0]
 8002f0a:	f042 0220 	orr.w	r2, r2, #32
 8002f0e:	600a      	str	r2, [r1, #0]
 8002f10:	e003      	b.n	8002f1a <_printf_i+0x76>
 8002f12:	2a75      	cmp	r2, #117	; 0x75
 8002f14:	d021      	beq.n	8002f5a <_printf_i+0xb6>
 8002f16:	2a78      	cmp	r2, #120	; 0x78
 8002f18:	d1dc      	bne.n	8002ed4 <_printf_i+0x30>
 8002f1a:	2278      	movs	r2, #120	; 0x78
 8002f1c:	496f      	ldr	r1, [pc, #444]	; (80030dc <_printf_i+0x238>)
 8002f1e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002f22:	e064      	b.n	8002fee <_printf_i+0x14a>
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002f2a:	1d11      	adds	r1, r2, #4
 8002f2c:	6019      	str	r1, [r3, #0]
 8002f2e:	6813      	ldr	r3, [r2, #0]
 8002f30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0a3      	b.n	8003080 <_printf_i+0x1dc>
 8002f38:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002f3c:	f102 0104 	add.w	r1, r2, #4
 8002f40:	6019      	str	r1, [r3, #0]
 8002f42:	d0d7      	beq.n	8002ef4 <_printf_i+0x50>
 8002f44:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	da03      	bge.n	8002f54 <_printf_i+0xb0>
 8002f4c:	222d      	movs	r2, #45	; 0x2d
 8002f4e:	425b      	negs	r3, r3
 8002f50:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002f54:	4962      	ldr	r1, [pc, #392]	; (80030e0 <_printf_i+0x23c>)
 8002f56:	220a      	movs	r2, #10
 8002f58:	e017      	b.n	8002f8a <_printf_i+0xe6>
 8002f5a:	6820      	ldr	r0, [r4, #0]
 8002f5c:	6819      	ldr	r1, [r3, #0]
 8002f5e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002f62:	d003      	beq.n	8002f6c <_printf_i+0xc8>
 8002f64:	1d08      	adds	r0, r1, #4
 8002f66:	6018      	str	r0, [r3, #0]
 8002f68:	680b      	ldr	r3, [r1, #0]
 8002f6a:	e006      	b.n	8002f7a <_printf_i+0xd6>
 8002f6c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002f70:	f101 0004 	add.w	r0, r1, #4
 8002f74:	6018      	str	r0, [r3, #0]
 8002f76:	d0f7      	beq.n	8002f68 <_printf_i+0xc4>
 8002f78:	880b      	ldrh	r3, [r1, #0]
 8002f7a:	2a6f      	cmp	r2, #111	; 0x6f
 8002f7c:	bf14      	ite	ne
 8002f7e:	220a      	movne	r2, #10
 8002f80:	2208      	moveq	r2, #8
 8002f82:	4957      	ldr	r1, [pc, #348]	; (80030e0 <_printf_i+0x23c>)
 8002f84:	2000      	movs	r0, #0
 8002f86:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002f8a:	6865      	ldr	r5, [r4, #4]
 8002f8c:	2d00      	cmp	r5, #0
 8002f8e:	60a5      	str	r5, [r4, #8]
 8002f90:	f2c0 809c 	blt.w	80030cc <_printf_i+0x228>
 8002f94:	6820      	ldr	r0, [r4, #0]
 8002f96:	f020 0004 	bic.w	r0, r0, #4
 8002f9a:	6020      	str	r0, [r4, #0]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d13f      	bne.n	8003020 <_printf_i+0x17c>
 8002fa0:	2d00      	cmp	r5, #0
 8002fa2:	f040 8095 	bne.w	80030d0 <_printf_i+0x22c>
 8002fa6:	4675      	mov	r5, lr
 8002fa8:	2a08      	cmp	r2, #8
 8002faa:	d10b      	bne.n	8002fc4 <_printf_i+0x120>
 8002fac:	6823      	ldr	r3, [r4, #0]
 8002fae:	07da      	lsls	r2, r3, #31
 8002fb0:	d508      	bpl.n	8002fc4 <_printf_i+0x120>
 8002fb2:	6923      	ldr	r3, [r4, #16]
 8002fb4:	6862      	ldr	r2, [r4, #4]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	bfde      	ittt	le
 8002fba:	2330      	movle	r3, #48	; 0x30
 8002fbc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002fc0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002fc4:	ebae 0305 	sub.w	r3, lr, r5
 8002fc8:	6123      	str	r3, [r4, #16]
 8002fca:	f8cd 8000 	str.w	r8, [sp]
 8002fce:	463b      	mov	r3, r7
 8002fd0:	aa03      	add	r2, sp, #12
 8002fd2:	4621      	mov	r1, r4
 8002fd4:	4630      	mov	r0, r6
 8002fd6:	f7ff feed 	bl	8002db4 <_printf_common>
 8002fda:	3001      	adds	r0, #1
 8002fdc:	d155      	bne.n	800308a <_printf_i+0x1e6>
 8002fde:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe2:	b005      	add	sp, #20
 8002fe4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fe8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002fec:	493c      	ldr	r1, [pc, #240]	; (80030e0 <_printf_i+0x23c>)
 8002fee:	6822      	ldr	r2, [r4, #0]
 8002ff0:	6818      	ldr	r0, [r3, #0]
 8002ff2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002ff6:	f100 0504 	add.w	r5, r0, #4
 8002ffa:	601d      	str	r5, [r3, #0]
 8002ffc:	d001      	beq.n	8003002 <_printf_i+0x15e>
 8002ffe:	6803      	ldr	r3, [r0, #0]
 8003000:	e002      	b.n	8003008 <_printf_i+0x164>
 8003002:	0655      	lsls	r5, r2, #25
 8003004:	d5fb      	bpl.n	8002ffe <_printf_i+0x15a>
 8003006:	8803      	ldrh	r3, [r0, #0]
 8003008:	07d0      	lsls	r0, r2, #31
 800300a:	bf44      	itt	mi
 800300c:	f042 0220 	orrmi.w	r2, r2, #32
 8003010:	6022      	strmi	r2, [r4, #0]
 8003012:	b91b      	cbnz	r3, 800301c <_printf_i+0x178>
 8003014:	6822      	ldr	r2, [r4, #0]
 8003016:	f022 0220 	bic.w	r2, r2, #32
 800301a:	6022      	str	r2, [r4, #0]
 800301c:	2210      	movs	r2, #16
 800301e:	e7b1      	b.n	8002f84 <_printf_i+0xe0>
 8003020:	4675      	mov	r5, lr
 8003022:	fbb3 f0f2 	udiv	r0, r3, r2
 8003026:	fb02 3310 	mls	r3, r2, r0, r3
 800302a:	5ccb      	ldrb	r3, [r1, r3]
 800302c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003030:	4603      	mov	r3, r0
 8003032:	2800      	cmp	r0, #0
 8003034:	d1f5      	bne.n	8003022 <_printf_i+0x17e>
 8003036:	e7b7      	b.n	8002fa8 <_printf_i+0x104>
 8003038:	6808      	ldr	r0, [r1, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003040:	6949      	ldr	r1, [r1, #20]
 8003042:	d004      	beq.n	800304e <_printf_i+0x1aa>
 8003044:	1d10      	adds	r0, r2, #4
 8003046:	6018      	str	r0, [r3, #0]
 8003048:	6813      	ldr	r3, [r2, #0]
 800304a:	6019      	str	r1, [r3, #0]
 800304c:	e007      	b.n	800305e <_printf_i+0x1ba>
 800304e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003052:	f102 0004 	add.w	r0, r2, #4
 8003056:	6018      	str	r0, [r3, #0]
 8003058:	6813      	ldr	r3, [r2, #0]
 800305a:	d0f6      	beq.n	800304a <_printf_i+0x1a6>
 800305c:	8019      	strh	r1, [r3, #0]
 800305e:	2300      	movs	r3, #0
 8003060:	4675      	mov	r5, lr
 8003062:	6123      	str	r3, [r4, #16]
 8003064:	e7b1      	b.n	8002fca <_printf_i+0x126>
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	1d11      	adds	r1, r2, #4
 800306a:	6019      	str	r1, [r3, #0]
 800306c:	6815      	ldr	r5, [r2, #0]
 800306e:	2100      	movs	r1, #0
 8003070:	6862      	ldr	r2, [r4, #4]
 8003072:	4628      	mov	r0, r5
 8003074:	f000 f8e0 	bl	8003238 <memchr>
 8003078:	b108      	cbz	r0, 800307e <_printf_i+0x1da>
 800307a:	1b40      	subs	r0, r0, r5
 800307c:	6060      	str	r0, [r4, #4]
 800307e:	6863      	ldr	r3, [r4, #4]
 8003080:	6123      	str	r3, [r4, #16]
 8003082:	2300      	movs	r3, #0
 8003084:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003088:	e79f      	b.n	8002fca <_printf_i+0x126>
 800308a:	6923      	ldr	r3, [r4, #16]
 800308c:	462a      	mov	r2, r5
 800308e:	4639      	mov	r1, r7
 8003090:	4630      	mov	r0, r6
 8003092:	47c0      	blx	r8
 8003094:	3001      	adds	r0, #1
 8003096:	d0a2      	beq.n	8002fde <_printf_i+0x13a>
 8003098:	6823      	ldr	r3, [r4, #0]
 800309a:	079b      	lsls	r3, r3, #30
 800309c:	d507      	bpl.n	80030ae <_printf_i+0x20a>
 800309e:	2500      	movs	r5, #0
 80030a0:	f104 0919 	add.w	r9, r4, #25
 80030a4:	68e3      	ldr	r3, [r4, #12]
 80030a6:	9a03      	ldr	r2, [sp, #12]
 80030a8:	1a9b      	subs	r3, r3, r2
 80030aa:	429d      	cmp	r5, r3
 80030ac:	db05      	blt.n	80030ba <_printf_i+0x216>
 80030ae:	68e0      	ldr	r0, [r4, #12]
 80030b0:	9b03      	ldr	r3, [sp, #12]
 80030b2:	4298      	cmp	r0, r3
 80030b4:	bfb8      	it	lt
 80030b6:	4618      	movlt	r0, r3
 80030b8:	e793      	b.n	8002fe2 <_printf_i+0x13e>
 80030ba:	2301      	movs	r3, #1
 80030bc:	464a      	mov	r2, r9
 80030be:	4639      	mov	r1, r7
 80030c0:	4630      	mov	r0, r6
 80030c2:	47c0      	blx	r8
 80030c4:	3001      	adds	r0, #1
 80030c6:	d08a      	beq.n	8002fde <_printf_i+0x13a>
 80030c8:	3501      	adds	r5, #1
 80030ca:	e7eb      	b.n	80030a4 <_printf_i+0x200>
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1a7      	bne.n	8003020 <_printf_i+0x17c>
 80030d0:	780b      	ldrb	r3, [r1, #0]
 80030d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80030da:	e765      	b.n	8002fa8 <_printf_i+0x104>
 80030dc:	080033aa 	.word	0x080033aa
 80030e0:	08003399 	.word	0x08003399

080030e4 <_sbrk_r>:
 80030e4:	b538      	push	{r3, r4, r5, lr}
 80030e6:	2300      	movs	r3, #0
 80030e8:	4c05      	ldr	r4, [pc, #20]	; (8003100 <_sbrk_r+0x1c>)
 80030ea:	4605      	mov	r5, r0
 80030ec:	4608      	mov	r0, r1
 80030ee:	6023      	str	r3, [r4, #0]
 80030f0:	f7fe ff82 	bl	8001ff8 <_sbrk>
 80030f4:	1c43      	adds	r3, r0, #1
 80030f6:	d102      	bne.n	80030fe <_sbrk_r+0x1a>
 80030f8:	6823      	ldr	r3, [r4, #0]
 80030fa:	b103      	cbz	r3, 80030fe <_sbrk_r+0x1a>
 80030fc:	602b      	str	r3, [r5, #0]
 80030fe:	bd38      	pop	{r3, r4, r5, pc}
 8003100:	20001618 	.word	0x20001618

08003104 <__sread>:
 8003104:	b510      	push	{r4, lr}
 8003106:	460c      	mov	r4, r1
 8003108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800310c:	f000 f8a4 	bl	8003258 <_read_r>
 8003110:	2800      	cmp	r0, #0
 8003112:	bfab      	itete	ge
 8003114:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003116:	89a3      	ldrhlt	r3, [r4, #12]
 8003118:	181b      	addge	r3, r3, r0
 800311a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800311e:	bfac      	ite	ge
 8003120:	6563      	strge	r3, [r4, #84]	; 0x54
 8003122:	81a3      	strhlt	r3, [r4, #12]
 8003124:	bd10      	pop	{r4, pc}

08003126 <__swrite>:
 8003126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800312a:	461f      	mov	r7, r3
 800312c:	898b      	ldrh	r3, [r1, #12]
 800312e:	4605      	mov	r5, r0
 8003130:	05db      	lsls	r3, r3, #23
 8003132:	460c      	mov	r4, r1
 8003134:	4616      	mov	r6, r2
 8003136:	d505      	bpl.n	8003144 <__swrite+0x1e>
 8003138:	2302      	movs	r3, #2
 800313a:	2200      	movs	r2, #0
 800313c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003140:	f000 f868 	bl	8003214 <_lseek_r>
 8003144:	89a3      	ldrh	r3, [r4, #12]
 8003146:	4632      	mov	r2, r6
 8003148:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800314c:	81a3      	strh	r3, [r4, #12]
 800314e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003152:	463b      	mov	r3, r7
 8003154:	4628      	mov	r0, r5
 8003156:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800315a:	f000 b817 	b.w	800318c <_write_r>

0800315e <__sseek>:
 800315e:	b510      	push	{r4, lr}
 8003160:	460c      	mov	r4, r1
 8003162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003166:	f000 f855 	bl	8003214 <_lseek_r>
 800316a:	1c43      	adds	r3, r0, #1
 800316c:	89a3      	ldrh	r3, [r4, #12]
 800316e:	bf15      	itete	ne
 8003170:	6560      	strne	r0, [r4, #84]	; 0x54
 8003172:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003176:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800317a:	81a3      	strheq	r3, [r4, #12]
 800317c:	bf18      	it	ne
 800317e:	81a3      	strhne	r3, [r4, #12]
 8003180:	bd10      	pop	{r4, pc}

08003182 <__sclose>:
 8003182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003186:	f000 b813 	b.w	80031b0 <_close_r>
	...

0800318c <_write_r>:
 800318c:	b538      	push	{r3, r4, r5, lr}
 800318e:	4605      	mov	r5, r0
 8003190:	4608      	mov	r0, r1
 8003192:	4611      	mov	r1, r2
 8003194:	2200      	movs	r2, #0
 8003196:	4c05      	ldr	r4, [pc, #20]	; (80031ac <_write_r+0x20>)
 8003198:	6022      	str	r2, [r4, #0]
 800319a:	461a      	mov	r2, r3
 800319c:	f7fe fd4e 	bl	8001c3c <_write>
 80031a0:	1c43      	adds	r3, r0, #1
 80031a2:	d102      	bne.n	80031aa <_write_r+0x1e>
 80031a4:	6823      	ldr	r3, [r4, #0]
 80031a6:	b103      	cbz	r3, 80031aa <_write_r+0x1e>
 80031a8:	602b      	str	r3, [r5, #0]
 80031aa:	bd38      	pop	{r3, r4, r5, pc}
 80031ac:	20001618 	.word	0x20001618

080031b0 <_close_r>:
 80031b0:	b538      	push	{r3, r4, r5, lr}
 80031b2:	2300      	movs	r3, #0
 80031b4:	4c05      	ldr	r4, [pc, #20]	; (80031cc <_close_r+0x1c>)
 80031b6:	4605      	mov	r5, r0
 80031b8:	4608      	mov	r0, r1
 80031ba:	6023      	str	r3, [r4, #0]
 80031bc:	f7fe ff36 	bl	800202c <_close>
 80031c0:	1c43      	adds	r3, r0, #1
 80031c2:	d102      	bne.n	80031ca <_close_r+0x1a>
 80031c4:	6823      	ldr	r3, [r4, #0]
 80031c6:	b103      	cbz	r3, 80031ca <_close_r+0x1a>
 80031c8:	602b      	str	r3, [r5, #0]
 80031ca:	bd38      	pop	{r3, r4, r5, pc}
 80031cc:	20001618 	.word	0x20001618

080031d0 <_fstat_r>:
 80031d0:	b538      	push	{r3, r4, r5, lr}
 80031d2:	2300      	movs	r3, #0
 80031d4:	4c06      	ldr	r4, [pc, #24]	; (80031f0 <_fstat_r+0x20>)
 80031d6:	4605      	mov	r5, r0
 80031d8:	4608      	mov	r0, r1
 80031da:	4611      	mov	r1, r2
 80031dc:	6023      	str	r3, [r4, #0]
 80031de:	f7fe ff28 	bl	8002032 <_fstat>
 80031e2:	1c43      	adds	r3, r0, #1
 80031e4:	d102      	bne.n	80031ec <_fstat_r+0x1c>
 80031e6:	6823      	ldr	r3, [r4, #0]
 80031e8:	b103      	cbz	r3, 80031ec <_fstat_r+0x1c>
 80031ea:	602b      	str	r3, [r5, #0]
 80031ec:	bd38      	pop	{r3, r4, r5, pc}
 80031ee:	bf00      	nop
 80031f0:	20001618 	.word	0x20001618

080031f4 <_isatty_r>:
 80031f4:	b538      	push	{r3, r4, r5, lr}
 80031f6:	2300      	movs	r3, #0
 80031f8:	4c05      	ldr	r4, [pc, #20]	; (8003210 <_isatty_r+0x1c>)
 80031fa:	4605      	mov	r5, r0
 80031fc:	4608      	mov	r0, r1
 80031fe:	6023      	str	r3, [r4, #0]
 8003200:	f7fe ff1c 	bl	800203c <_isatty>
 8003204:	1c43      	adds	r3, r0, #1
 8003206:	d102      	bne.n	800320e <_isatty_r+0x1a>
 8003208:	6823      	ldr	r3, [r4, #0]
 800320a:	b103      	cbz	r3, 800320e <_isatty_r+0x1a>
 800320c:	602b      	str	r3, [r5, #0]
 800320e:	bd38      	pop	{r3, r4, r5, pc}
 8003210:	20001618 	.word	0x20001618

08003214 <_lseek_r>:
 8003214:	b538      	push	{r3, r4, r5, lr}
 8003216:	4605      	mov	r5, r0
 8003218:	4608      	mov	r0, r1
 800321a:	4611      	mov	r1, r2
 800321c:	2200      	movs	r2, #0
 800321e:	4c05      	ldr	r4, [pc, #20]	; (8003234 <_lseek_r+0x20>)
 8003220:	6022      	str	r2, [r4, #0]
 8003222:	461a      	mov	r2, r3
 8003224:	f7fe ff0c 	bl	8002040 <_lseek>
 8003228:	1c43      	adds	r3, r0, #1
 800322a:	d102      	bne.n	8003232 <_lseek_r+0x1e>
 800322c:	6823      	ldr	r3, [r4, #0]
 800322e:	b103      	cbz	r3, 8003232 <_lseek_r+0x1e>
 8003230:	602b      	str	r3, [r5, #0]
 8003232:	bd38      	pop	{r3, r4, r5, pc}
 8003234:	20001618 	.word	0x20001618

08003238 <memchr>:
 8003238:	b510      	push	{r4, lr}
 800323a:	b2c9      	uxtb	r1, r1
 800323c:	4402      	add	r2, r0
 800323e:	4290      	cmp	r0, r2
 8003240:	4603      	mov	r3, r0
 8003242:	d101      	bne.n	8003248 <memchr+0x10>
 8003244:	2000      	movs	r0, #0
 8003246:	bd10      	pop	{r4, pc}
 8003248:	781c      	ldrb	r4, [r3, #0]
 800324a:	3001      	adds	r0, #1
 800324c:	428c      	cmp	r4, r1
 800324e:	d1f6      	bne.n	800323e <memchr+0x6>
 8003250:	4618      	mov	r0, r3
 8003252:	bd10      	pop	{r4, pc}

08003254 <__malloc_lock>:
 8003254:	4770      	bx	lr

08003256 <__malloc_unlock>:
 8003256:	4770      	bx	lr

08003258 <_read_r>:
 8003258:	b538      	push	{r3, r4, r5, lr}
 800325a:	4605      	mov	r5, r0
 800325c:	4608      	mov	r0, r1
 800325e:	4611      	mov	r1, r2
 8003260:	2200      	movs	r2, #0
 8003262:	4c05      	ldr	r4, [pc, #20]	; (8003278 <_read_r+0x20>)
 8003264:	6022      	str	r2, [r4, #0]
 8003266:	461a      	mov	r2, r3
 8003268:	f7fe feb8 	bl	8001fdc <_read>
 800326c:	1c43      	adds	r3, r0, #1
 800326e:	d102      	bne.n	8003276 <_read_r+0x1e>
 8003270:	6823      	ldr	r3, [r4, #0]
 8003272:	b103      	cbz	r3, 8003276 <_read_r+0x1e>
 8003274:	602b      	str	r3, [r5, #0]
 8003276:	bd38      	pop	{r3, r4, r5, pc}
 8003278:	20001618 	.word	0x20001618

0800327c <_init>:
 800327c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800327e:	bf00      	nop
 8003280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003282:	bc08      	pop	{r3}
 8003284:	469e      	mov	lr, r3
 8003286:	4770      	bx	lr

08003288 <_fini>:
 8003288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800328a:	bf00      	nop
 800328c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800328e:	bc08      	pop	{r3}
 8003290:	469e      	mov	lr, r3
 8003292:	4770      	bx	lr