|
@@ -6,78 +6,100 @@
|
6
|
6
|
*/
|
7
|
7
|
#include "PE43711.h"
|
8
|
8
|
#if 1 // PYJ.2019.07.26_BEGIN --
|
9
|
|
-#define ATTEN_3_5G_Initial_Val 0
|
|
9
|
+#define ATTEN_Initial_Val 0
|
10
|
10
|
extern void Pol_Delay_us(volatile uint32_t microseconds);
|
11
|
11
|
void PE43711_ALL_atten_ctrl(ALL_PE43711_st ATT);
|
12
|
12
|
|
13
|
13
|
void PE43711_atten_ctrl(PE43711_st ATT ,uint8_t data);
|
14
|
14
|
|
15
|
|
-/*
|
16
|
|
-ALL_PE43711_st ALL_ATT_3_5G;
|
17
|
15
|
|
18
|
|
-PE43711_st ATT_3_5G_LOW1 ={
|
19
|
|
- ATT_CLK_3_5G_GPIO_Port,
|
20
|
|
- ATT_CLK_3_5G_Pin,
|
21
|
|
- ATT_DATA_3_5G_LOW1_GPIO_Port,
|
22
|
|
- ATT_DATA_3_5G_LOW1_Pin,
|
23
|
|
- ATT_EN_3_5G_GPIO_Port,
|
24
|
|
- ATT_EN_3_5G_Pin,
|
|
16
|
+ALL_PE43711_st ALL_ATT;
|
|
17
|
+
|
|
18
|
+PE43711_st ATT_DL1 ={
|
|
19
|
+ ATT_CLOCK1_GPIO_Port,
|
|
20
|
+ ATT_CLOCK1_Pin,
|
|
21
|
+ ATT_DATA1_GPIO_Port,
|
|
22
|
+ ATT_DATA1_Pin,
|
|
23
|
+ ATT_EN_DL1_GPIO_Port,
|
|
24
|
+ ATT_EN_DL1_Pin,
|
25
|
25
|
};
|
26
|
|
-PE43711_st ATT_3_5G_HIGH1 ={
|
27
|
|
- ATT_CLK_3_5G_GPIO_Port,
|
28
|
|
- ATT_CLK_3_5G_Pin,
|
29
|
|
- ATT_DATA_3_5G_HIGH1_GPIO_Port,
|
30
|
|
- ATT_DATA_3_5G_HIGH1_Pin,
|
31
|
|
- ATT_EN_3_5G_GPIO_Port,
|
32
|
|
- ATT_EN_3_5G_Pin,
|
|
26
|
+PE43711_st ATT_UL1 ={
|
|
27
|
+ ATT_CLOCK1_GPIO_Port,
|
|
28
|
+ ATT_CLOCK1_Pin,
|
|
29
|
+ ATT_DATA1_GPIO_Port,
|
|
30
|
+ ATT_DATA1_Pin,
|
|
31
|
+ ATT_EN_UL1_GPIO_Port,
|
|
32
|
+ ATT_EN_UL1_Pin,
|
33
|
33
|
};
|
34
|
|
-PE43711_st ATT_3_5G_COM1={
|
35
|
|
- ATT_CLK_3_5G_GPIO_Port,
|
36
|
|
- ATT_CLK_3_5G_Pin,
|
37
|
|
- ATT_DATA_3_5G_COM1_GPIO_Port,
|
38
|
|
- ATT_DATA_3_5G_COM1_Pin,
|
39
|
|
- ATT_EN_3_5G_GPIO_Port,
|
40
|
|
- ATT_EN_3_5G_Pin,
|
|
34
|
+PE43711_st ATT_DL2 ={
|
|
35
|
+ ATT_CLOCK2_GPIO_Port,
|
|
36
|
+ ATT_CLOCK2_Pin,
|
|
37
|
+ ATT_DATA2_GPIO_Port,
|
|
38
|
+ ATT_DATA2_Pin,
|
|
39
|
+ ATT_EN_DL2_GPIO_Port,
|
|
40
|
+ ATT_EN_DL2_Pin,
|
41
|
41
|
};
|
42
|
|
-PE43711_st ATT_3_5G_LOW2 ={
|
43
|
|
- ATT_CLK_3_5G_GPIO_Port,
|
44
|
|
- ATT_CLK_3_5G_Pin,
|
45
|
|
- ATT_DATA_3_5G_LOW2_GPIO_Port,
|
46
|
|
- ATT_DATA_3_5G_LOW2_Pin,
|
47
|
|
- ATT_EN_3_5G_GPIO_Port,
|
48
|
|
- ATT_EN_3_5G_Pin,
|
|
42
|
+PE43711_st ATT_UL2 ={
|
|
43
|
+ ATT_CLOCK2_GPIO_Port,
|
|
44
|
+ ATT_CLOCK2_Pin,
|
|
45
|
+ ATT_DATA2_GPIO_Port,
|
|
46
|
+ ATT_DATA2_Pin,
|
|
47
|
+ ATT_EN_UL2_GPIO_Port,
|
|
48
|
+ ATT_EN_UL2_Pin,
|
|
49
|
+}; PE43711_st ATT_DL3 ={
|
|
50
|
+ ATT_CLOCK3_GPIO_Port,
|
|
51
|
+ ATT_CLOCK3_Pin,
|
|
52
|
+ ATT_DATA3_GPIO_Port,
|
|
53
|
+ ATT_DATA3_Pin,
|
|
54
|
+ ATT_EN_DL3_GPIO_Port,
|
|
55
|
+ ATT_EN_DL3_Pin,
|
49
|
56
|
};
|
50
|
|
-PE43711_st ATT_3_5G_HIGH2 ={
|
51
|
|
- ATT_CLK_3_5G_GPIO_Port,
|
52
|
|
- ATT_CLK_3_5G_Pin,
|
53
|
|
- ATT_DATA_3_5G_HIGH2_GPIO_Port,
|
54
|
|
- ATT_DATA_3_5G_HIGH2_Pin,
|
55
|
|
- ATT_EN_3_5G_GPIO_Port,
|
56
|
|
- ATT_EN_3_5G_Pin,
|
|
57
|
+PE43711_st ATT_UL3 ={
|
|
58
|
+ ATT_CLOCK3_GPIO_Port,
|
|
59
|
+ ATT_CLOCK3_Pin,
|
|
60
|
+ ATT_DATA3_GPIO_Port,
|
|
61
|
+ ATT_DATA3_Pin,
|
|
62
|
+ ATT_EN_UL3_GPIO_Port,
|
|
63
|
+ ATT_EN_UL3_Pin,
|
|
64
|
+}; PE43711_st ATT_DL4 ={
|
|
65
|
+ ATT_CLOCK4_GPIO_Port,
|
|
66
|
+ ATT_CLOCK4_Pin,
|
|
67
|
+ ATT_DATA4_GPIO_Port,
|
|
68
|
+ ATT_DATA4_Pin,
|
|
69
|
+ ATT_EN_DL4_GPIO_Port,
|
|
70
|
+ ATT_EN_DL4_Pin,
|
57
|
71
|
};
|
58
|
|
-PE43711_st ATT_3_5G_COM2={
|
59
|
|
- ATT_CLK_3_5G_GPIO_Port,
|
60
|
|
- ATT_CLK_3_5G_Pin,
|
61
|
|
- ATT_DATA_3_5G_COM2_GPIO_Port,
|
62
|
|
- ATT_DATA_3_5G_COM2_Pin,
|
63
|
|
- ATT_EN_3_5G_GPIO_Port,
|
64
|
|
- ATT_EN_3_5G_Pin,
|
|
72
|
+PE43711_st ATT_UL4 ={
|
|
73
|
+ ATT_CLOCK4_GPIO_Port,
|
|
74
|
+ ATT_CLOCK4_Pin,
|
|
75
|
+ ATT_DATA4_GPIO_Port,
|
|
76
|
+ ATT_DATA4_Pin,
|
|
77
|
+ ATT_EN_UL4_GPIO_Port,
|
|
78
|
+ ATT_EN_UL4_Pin,
|
65
|
79
|
};
|
66
|
|
-*/
|
|
80
|
+
|
|
81
|
+
|
67
|
82
|
void PE43711_PinInit(void){
|
68
|
|
- /* ALL_ATT_3_5G.ATT0 = ATT_3_5G_LOW1;
|
69
|
|
- ALL_ATT_3_5G.ATT1 = ATT_3_5G_HIGH1;
|
70
|
|
- ALL_ATT_3_5G.ATT2 = ATT_3_5G_COM1;
|
71
|
|
- ALL_ATT_3_5G.ATT3 = ATT_3_5G_LOW2;
|
72
|
|
- ALL_ATT_3_5G.ATT4 = ATT_3_5G_HIGH2;
|
73
|
|
- ALL_ATT_3_5G.ATT5 = ATT_3_5G_COM2;
|
74
|
|
- ALL_ATT_3_5G.data0 = ATTEN_3_5G_Initial_Val;
|
75
|
|
- ALL_ATT_3_5G.data1 = ATTEN_3_5G_Initial_Val;
|
76
|
|
- ALL_ATT_3_5G.data2 = ATTEN_3_5G_Initial_Val;
|
77
|
|
- ALL_ATT_3_5G.data3 = ATTEN_3_5G_Initial_Val;
|
78
|
|
- ALL_ATT_3_5G.data4 = ATTEN_3_5G_Initial_Val;
|
79
|
|
- ALL_ATT_3_5G.data5 = ATTEN_3_5G_Initial_Val;
|
80
|
|
- PE43711_ALL_atten_ctrl(ALL_ATT_3_5G);*/
|
|
83
|
+ ALL_ATT.ATT_DL1 = ATT_DL1;
|
|
84
|
+ ALL_ATT.ATT_UL1 = ATT_UL1;
|
|
85
|
+
|
|
86
|
+ ALL_ATT.ATT_DL1 = ATT_DL2;
|
|
87
|
+ ALL_ATT.ATT_UL1 = ATT_UL2;
|
|
88
|
+
|
|
89
|
+ ALL_ATT.ATT_DL1 = ATT_DL3;
|
|
90
|
+ ALL_ATT.ATT_UL1 = ATT_UL3;
|
|
91
|
+
|
|
92
|
+ ALL_ATT.ATT_DL1 = ATT_DL4;
|
|
93
|
+ ALL_ATT.ATT_UL1 = ATT_UL4;
|
|
94
|
+ ALL_ATT.data_DL1 = ATTEN_Initial_Val;
|
|
95
|
+ ALL_ATT.data_UL1 = ATTEN_Initial_Val;
|
|
96
|
+ ALL_ATT.data_DL2 = ATTEN_Initial_Val;
|
|
97
|
+ ALL_ATT.data_UL2 = ATTEN_Initial_Val;
|
|
98
|
+ ALL_ATT.data_DL3 = ATTEN_Initial_Val;
|
|
99
|
+ ALL_ATT.data_UL3 = ATTEN_Initial_Val;
|
|
100
|
+ ALL_ATT.data_DL4 = ATTEN_Initial_Val;
|
|
101
|
+ ALL_ATT.data_UL4 = ATTEN_Initial_Val;
|
|
102
|
+// PE43711_ALL_atten_ctrl(ALL_ATT);
|
81
|
103
|
}
|
82
|
104
|
#endif // PYJ.2019.07.26_END --
|
83
|
105
|
void Bit_Compare(PE43711_st ATT,uint8_t data,uint8_t Shift_Index){
|
|
@@ -88,8 +110,10 @@ void Bit_Compare(PE43711_st ATT,uint8_t data,uint8_t Shift_Index){
|
88
|
110
|
HAL_GPIO_WritePin(ATT.DATA_PORT,ATT.DATA_PIN,GPIO_PIN_RESET);//DATA
|
89
|
111
|
}
|
90
|
112
|
}
|
|
113
|
+#if 0 // PYJ.2020.04.17_BEGIN --
|
91
|
114
|
void PE43711_ALL_atten_ctrl(ALL_PE43711_st ATT){
|
92
|
|
- HAL_GPIO_WritePin(ATT.ATT0.LE_PORT,ATT.ATT0.LE_PIN,GPIO_PIN_RESET);
|
|
115
|
+ HAL_GPIO_WritePin(ATT.ATT_DL1.LE_PORT,ATT.ATT_DL1.LE_PIN,GPIO_PIN_RESET);
|
|
116
|
+
|
93
|
117
|
Pol_Delay_us(10);
|
94
|
118
|
// printf("why not? \r\n");
|
95
|
119
|
for(uint8_t i = 0; i < 8; i++){
|
|
@@ -108,6 +132,7 @@ void PE43711_ALL_atten_ctrl(ALL_PE43711_st ATT){
|
108
|
132
|
Pol_Delay_us(10);
|
109
|
133
|
HAL_GPIO_WritePin(ATT.ATT0.LE_PORT,ATT.ATT0.LE_PIN,GPIO_PIN_RESET);
|
110
|
134
|
}
|
|
135
|
+#endif // PYJ.2020.04.17_END --
|
111
|
136
|
|
112
|
137
|
void PE43711_atten_ctrl(PE43711_st ATT ,uint8_t data){
|
113
|
138
|
uint8_t i = 0;
|