|
@@ -36,67 +36,67 @@ ADC3.SamplingTime-1\#ChannelRegularConversion=ADC_SAMPLETIME_239CYCLES_5
|
36
|
36
|
ADC3.SamplingTime-2\#ChannelRegularConversion=ADC_SAMPLETIME_239CYCLES_5
|
37
|
37
|
ADC3.SamplingTime-3\#ChannelRegularConversion=ADC_SAMPLETIME_239CYCLES_5
|
38
|
38
|
ADC3.SamplingTime-4\#ChannelRegularConversion=ADC_SAMPLETIME_239CYCLES_5
|
39
|
|
-Dma.ADC1.2.Direction=DMA_PERIPH_TO_MEMORY
|
40
|
|
-Dma.ADC1.2.Instance=DMA1_Channel1
|
41
|
|
-Dma.ADC1.2.MemDataAlignment=DMA_MDATAALIGN_HALFWORD
|
42
|
|
-Dma.ADC1.2.MemInc=DMA_MINC_ENABLE
|
43
|
|
-Dma.ADC1.2.Mode=DMA_CIRCULAR
|
44
|
|
-Dma.ADC1.2.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD
|
45
|
|
-Dma.ADC1.2.PeriphInc=DMA_PINC_DISABLE
|
46
|
|
-Dma.ADC1.2.Priority=DMA_PRIORITY_LOW
|
47
|
|
-Dma.ADC1.2.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
48
|
|
-Dma.ADC3.3.Direction=DMA_PERIPH_TO_MEMORY
|
49
|
|
-Dma.ADC3.3.Instance=DMA2_Channel5
|
50
|
|
-Dma.ADC3.3.MemDataAlignment=DMA_MDATAALIGN_HALFWORD
|
51
|
|
-Dma.ADC3.3.MemInc=DMA_MINC_ENABLE
|
52
|
|
-Dma.ADC3.3.Mode=DMA_CIRCULAR
|
53
|
|
-Dma.ADC3.3.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD
|
54
|
|
-Dma.ADC3.3.PeriphInc=DMA_PINC_DISABLE
|
55
|
|
-Dma.ADC3.3.Priority=DMA_PRIORITY_LOW
|
56
|
|
-Dma.ADC3.3.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
57
|
|
-Dma.Request0=USART1_RX
|
58
|
|
-Dma.Request1=USART1_TX
|
59
|
|
-Dma.Request2=ADC1
|
60
|
|
-Dma.Request3=ADC3
|
61
|
|
-Dma.Request4=USART2_RX
|
62
|
|
-Dma.Request5=USART2_TX
|
|
39
|
+Dma.ADC1.0.Direction=DMA_PERIPH_TO_MEMORY
|
|
40
|
+Dma.ADC1.0.Instance=DMA1_Channel1
|
|
41
|
+Dma.ADC1.0.MemDataAlignment=DMA_MDATAALIGN_HALFWORD
|
|
42
|
+Dma.ADC1.0.MemInc=DMA_MINC_ENABLE
|
|
43
|
+Dma.ADC1.0.Mode=DMA_CIRCULAR
|
|
44
|
+Dma.ADC1.0.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD
|
|
45
|
+Dma.ADC1.0.PeriphInc=DMA_PINC_DISABLE
|
|
46
|
+Dma.ADC1.0.Priority=DMA_PRIORITY_LOW
|
|
47
|
+Dma.ADC1.0.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
|
48
|
+Dma.ADC3.1.Direction=DMA_PERIPH_TO_MEMORY
|
|
49
|
+Dma.ADC3.1.Instance=DMA2_Channel5
|
|
50
|
+Dma.ADC3.1.MemDataAlignment=DMA_MDATAALIGN_HALFWORD
|
|
51
|
+Dma.ADC3.1.MemInc=DMA_MINC_ENABLE
|
|
52
|
+Dma.ADC3.1.Mode=DMA_CIRCULAR
|
|
53
|
+Dma.ADC3.1.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD
|
|
54
|
+Dma.ADC3.1.PeriphInc=DMA_PINC_DISABLE
|
|
55
|
+Dma.ADC3.1.Priority=DMA_PRIORITY_LOW
|
|
56
|
+Dma.ADC3.1.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
|
57
|
+Dma.Request0=ADC1
|
|
58
|
+Dma.Request1=ADC3
|
|
59
|
+Dma.Request2=USART2_RX
|
|
60
|
+Dma.Request3=USART2_TX
|
|
61
|
+Dma.Request4=USART1_RX
|
|
62
|
+Dma.Request5=USART1_TX
|
63
|
63
|
Dma.RequestsNb=6
|
64
|
|
-Dma.USART1_RX.0.Direction=DMA_PERIPH_TO_MEMORY
|
65
|
|
-Dma.USART1_RX.0.Instance=DMA1_Channel5
|
66
|
|
-Dma.USART1_RX.0.MemDataAlignment=DMA_MDATAALIGN_BYTE
|
67
|
|
-Dma.USART1_RX.0.MemInc=DMA_MINC_ENABLE
|
68
|
|
-Dma.USART1_RX.0.Mode=DMA_NORMAL
|
69
|
|
-Dma.USART1_RX.0.PeriphDataAlignment=DMA_PDATAALIGN_BYTE
|
70
|
|
-Dma.USART1_RX.0.PeriphInc=DMA_PINC_DISABLE
|
71
|
|
-Dma.USART1_RX.0.Priority=DMA_PRIORITY_LOW
|
72
|
|
-Dma.USART1_RX.0.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
73
|
|
-Dma.USART1_TX.1.Direction=DMA_MEMORY_TO_PERIPH
|
74
|
|
-Dma.USART1_TX.1.Instance=DMA1_Channel4
|
75
|
|
-Dma.USART1_TX.1.MemDataAlignment=DMA_MDATAALIGN_BYTE
|
76
|
|
-Dma.USART1_TX.1.MemInc=DMA_MINC_ENABLE
|
77
|
|
-Dma.USART1_TX.1.Mode=DMA_NORMAL
|
78
|
|
-Dma.USART1_TX.1.PeriphDataAlignment=DMA_PDATAALIGN_BYTE
|
79
|
|
-Dma.USART1_TX.1.PeriphInc=DMA_PINC_DISABLE
|
80
|
|
-Dma.USART1_TX.1.Priority=DMA_PRIORITY_LOW
|
81
|
|
-Dma.USART1_TX.1.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
82
|
|
-Dma.USART2_RX.4.Direction=DMA_PERIPH_TO_MEMORY
|
83
|
|
-Dma.USART2_RX.4.Instance=DMA1_Channel6
|
84
|
|
-Dma.USART2_RX.4.MemDataAlignment=DMA_MDATAALIGN_BYTE
|
85
|
|
-Dma.USART2_RX.4.MemInc=DMA_MINC_ENABLE
|
86
|
|
-Dma.USART2_RX.4.Mode=DMA_NORMAL
|
87
|
|
-Dma.USART2_RX.4.PeriphDataAlignment=DMA_PDATAALIGN_BYTE
|
88
|
|
-Dma.USART2_RX.4.PeriphInc=DMA_PINC_DISABLE
|
89
|
|
-Dma.USART2_RX.4.Priority=DMA_PRIORITY_LOW
|
90
|
|
-Dma.USART2_RX.4.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
91
|
|
-Dma.USART2_TX.5.Direction=DMA_MEMORY_TO_PERIPH
|
92
|
|
-Dma.USART2_TX.5.Instance=DMA1_Channel7
|
93
|
|
-Dma.USART2_TX.5.MemDataAlignment=DMA_MDATAALIGN_BYTE
|
94
|
|
-Dma.USART2_TX.5.MemInc=DMA_MINC_ENABLE
|
95
|
|
-Dma.USART2_TX.5.Mode=DMA_NORMAL
|
96
|
|
-Dma.USART2_TX.5.PeriphDataAlignment=DMA_PDATAALIGN_BYTE
|
97
|
|
-Dma.USART2_TX.5.PeriphInc=DMA_PINC_DISABLE
|
98
|
|
-Dma.USART2_TX.5.Priority=DMA_PRIORITY_LOW
|
99
|
|
-Dma.USART2_TX.5.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
|
64
|
+Dma.USART1_RX.4.Direction=DMA_PERIPH_TO_MEMORY
|
|
65
|
+Dma.USART1_RX.4.Instance=DMA1_Channel5
|
|
66
|
+Dma.USART1_RX.4.MemDataAlignment=DMA_MDATAALIGN_BYTE
|
|
67
|
+Dma.USART1_RX.4.MemInc=DMA_MINC_ENABLE
|
|
68
|
+Dma.USART1_RX.4.Mode=DMA_NORMAL
|
|
69
|
+Dma.USART1_RX.4.PeriphDataAlignment=DMA_PDATAALIGN_BYTE
|
|
70
|
+Dma.USART1_RX.4.PeriphInc=DMA_PINC_DISABLE
|
|
71
|
+Dma.USART1_RX.4.Priority=DMA_PRIORITY_LOW
|
|
72
|
+Dma.USART1_RX.4.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
|
73
|
+Dma.USART1_TX.5.Direction=DMA_MEMORY_TO_PERIPH
|
|
74
|
+Dma.USART1_TX.5.Instance=DMA1_Channel4
|
|
75
|
+Dma.USART1_TX.5.MemDataAlignment=DMA_MDATAALIGN_BYTE
|
|
76
|
+Dma.USART1_TX.5.MemInc=DMA_MINC_ENABLE
|
|
77
|
+Dma.USART1_TX.5.Mode=DMA_NORMAL
|
|
78
|
+Dma.USART1_TX.5.PeriphDataAlignment=DMA_PDATAALIGN_BYTE
|
|
79
|
+Dma.USART1_TX.5.PeriphInc=DMA_PINC_DISABLE
|
|
80
|
+Dma.USART1_TX.5.Priority=DMA_PRIORITY_LOW
|
|
81
|
+Dma.USART1_TX.5.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
|
82
|
+Dma.USART2_RX.2.Direction=DMA_PERIPH_TO_MEMORY
|
|
83
|
+Dma.USART2_RX.2.Instance=DMA1_Channel6
|
|
84
|
+Dma.USART2_RX.2.MemDataAlignment=DMA_MDATAALIGN_BYTE
|
|
85
|
+Dma.USART2_RX.2.MemInc=DMA_MINC_ENABLE
|
|
86
|
+Dma.USART2_RX.2.Mode=DMA_NORMAL
|
|
87
|
+Dma.USART2_RX.2.PeriphDataAlignment=DMA_PDATAALIGN_BYTE
|
|
88
|
+Dma.USART2_RX.2.PeriphInc=DMA_PINC_DISABLE
|
|
89
|
+Dma.USART2_RX.2.Priority=DMA_PRIORITY_LOW
|
|
90
|
+Dma.USART2_RX.2.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
|
91
|
+Dma.USART2_TX.3.Direction=DMA_MEMORY_TO_PERIPH
|
|
92
|
+Dma.USART2_TX.3.Instance=DMA1_Channel7
|
|
93
|
+Dma.USART2_TX.3.MemDataAlignment=DMA_MDATAALIGN_BYTE
|
|
94
|
+Dma.USART2_TX.3.MemInc=DMA_MINC_ENABLE
|
|
95
|
+Dma.USART2_TX.3.Mode=DMA_NORMAL
|
|
96
|
+Dma.USART2_TX.3.PeriphDataAlignment=DMA_PDATAALIGN_BYTE
|
|
97
|
+Dma.USART2_TX.3.PeriphInc=DMA_PINC_DISABLE
|
|
98
|
+Dma.USART2_TX.3.Priority=DMA_PRIORITY_LOW
|
|
99
|
+Dma.USART2_TX.3.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority
|
100
|
100
|
File.Version=6
|
101
|
101
|
GPIO.groupedBy=Group By Peripherals
|
102
|
102
|
I2C2.I2C_Mode=I2C_Fast
|
|
@@ -179,14 +179,14 @@ Mcu.UserName=STM32F103ZETx
|
179
|
179
|
MxCube.Version=5.6.1
|
180
|
180
|
MxDb.Version=DB.5.0.60
|
181
|
181
|
NVIC.ADC1_2_IRQn=true\:0\:0\:false\:false\:true\:true\:true
|
182
|
|
-NVIC.ADC3_IRQn=true\:0\:0\:false\:true\:true\:8\:true\:true
|
|
182
|
+NVIC.ADC3_IRQn=true\:0\:0\:false\:true\:true\:6\:true\:true
|
183
|
183
|
NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
|
184
|
184
|
NVIC.DMA1_Channel1_IRQn=true\:0\:0\:false\:true\:true\:1\:false\:true
|
185
|
|
-NVIC.DMA1_Channel4_IRQn=true\:0\:0\:false\:true\:true\:2\:false\:true
|
186
|
|
-NVIC.DMA1_Channel5_IRQn=true\:0\:0\:false\:true\:true\:3\:false\:true
|
187
|
|
-NVIC.DMA1_Channel6_IRQn=true\:0\:0\:false\:true\:true\:9\:false\:true
|
188
|
|
-NVIC.DMA1_Channel7_IRQn=true\:0\:0\:false\:true\:true\:10\:false\:true
|
189
|
|
-NVIC.DMA2_Channel4_5_IRQn=true\:0\:0\:false\:true\:true\:6\:false\:true
|
|
185
|
+NVIC.DMA1_Channel4_IRQn=true\:0\:0\:false\:true\:true\:9\:false\:true
|
|
186
|
+NVIC.DMA1_Channel5_IRQn=true\:0\:0\:false\:true\:true\:10\:false\:true
|
|
187
|
+NVIC.DMA1_Channel6_IRQn=true\:0\:0\:false\:true\:true\:7\:false\:true
|
|
188
|
+NVIC.DMA1_Channel7_IRQn=true\:0\:0\:false\:true\:true\:8\:false\:true
|
|
189
|
+NVIC.DMA2_Channel4_5_IRQn=true\:0\:0\:false\:true\:true\:4\:false\:true
|
190
|
190
|
NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false
|
191
|
191
|
NVIC.ForceEnableDMAVector=true
|
192
|
192
|
NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
|
|
@@ -197,11 +197,11 @@ NVIC.PriorityGroup=NVIC_PRIORITYGROUP_4
|
197
|
197
|
NVIC.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false
|
198
|
198
|
NVIC.SysTick_IRQn=true\:0\:0\:false\:false\:true\:false\:true
|
199
|
199
|
NVIC.TIM2_IRQn=true\:0\:0\:false\:false\:true\:false\:true
|
200
|
|
-NVIC.TIM6_IRQn=true\:0\:0\:false\:true\:true\:7\:true\:true
|
|
200
|
+NVIC.TIM6_IRQn=true\:0\:0\:false\:true\:true\:5\:true\:true
|
201
|
201
|
NVIC.TimeBase=TIM2_IRQn
|
202
|
202
|
NVIC.TimeBaseIP=TIM2
|
203
|
|
-NVIC.USART1_IRQn=true\:0\:0\:false\:true\:true\:4\:true\:true
|
204
|
|
-NVIC.USART2_IRQn=true\:0\:0\:false\:true\:true\:5\:true\:true
|
|
203
|
+NVIC.USART1_IRQn=true\:0\:0\:false\:true\:true\:2\:true\:true
|
|
204
|
+NVIC.USART2_IRQn=true\:0\:0\:false\:true\:true\:3\:true\:true
|
205
|
205
|
NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false
|
206
|
206
|
PA10.GPIOParameters=GPIO_Label
|
207
|
207
|
PA10.GPIO_Label=MBIC_DOWN
|