|
@@ -25,6 +25,7 @@
|
25
|
25
|
/* USER CODE BEGIN Includes */
|
26
|
26
|
#include <stdio.h>
|
27
|
27
|
#include "PE43711.h"
|
|
28
|
+#include "uart.h"
|
28
|
29
|
/* USER CODE END Includes */
|
29
|
30
|
|
30
|
31
|
/* Private typedef -----------------------------------------------------------*/
|
|
@@ -74,6 +75,7 @@ static void MX_ADC1_Init(void);
|
74
|
75
|
static void MX_ADC3_Init(void);
|
75
|
76
|
static void MX_USART2_UART_Init(void);
|
76
|
77
|
static void MX_TIM6_Init(void);
|
|
78
|
+static void MX_NVIC_Init(void);
|
77
|
79
|
/* USER CODE BEGIN PFP */
|
78
|
80
|
|
79
|
81
|
/* USER CODE END PFP */
|
|
@@ -132,20 +134,22 @@ int main(void)
|
132
|
134
|
MX_ADC3_Init();
|
133
|
135
|
MX_USART2_UART_Init();
|
134
|
136
|
MX_TIM6_Init();
|
|
137
|
+
|
|
138
|
+ /* Initialize interrupts */
|
|
139
|
+ MX_NVIC_Init();
|
135
|
140
|
/* USER CODE BEGIN 2 */
|
136
|
141
|
setbuf(stdout, NULL);
|
137
|
|
- /*while(!(HAL_ADCEx_Calibration_Start(&hadc1)==HAL_OK));
|
|
142
|
+ while(!(HAL_ADCEx_Calibration_Start(&hadc1)==HAL_OK));
|
138
|
143
|
while(!(HAL_ADCEx_Calibration_Start(&hadc3)==HAL_OK));
|
139
|
144
|
PE43711_PinInit();
|
140
|
145
|
HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCvalue, 3);
|
141
|
|
- HAL_ADC_Start_DMA(&hadc3, (uint32_t*)ADCvalue, 5);*/
|
|
146
|
+ HAL_ADC_Start_DMA(&hadc3, (uint32_t*)ADCvalue, 5);
|
142
|
147
|
/* USER CODE END 2 */
|
143
|
148
|
|
144
|
149
|
/* Infinite loop */
|
145
|
150
|
/* USER CODE BEGIN WHILE */
|
146
|
151
|
while (1)
|
147
|
152
|
{
|
148
|
|
-
|
149
|
153
|
// HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_14);
|
150
|
154
|
// HAL_Delay(1000);
|
151
|
155
|
Boot_LED_Toggle();
|
|
@@ -200,6 +204,47 @@ void SystemClock_Config(void)
|
200
|
204
|
}
|
201
|
205
|
}
|
202
|
206
|
|
|
207
|
+/**
|
|
208
|
+ * @brief NVIC Configuration.
|
|
209
|
+ * @retval None
|
|
210
|
+ */
|
|
211
|
+static void MX_NVIC_Init(void)
|
|
212
|
+{
|
|
213
|
+ /* DMA1_Channel1_IRQn interrupt configuration */
|
|
214
|
+ HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
|
|
215
|
+ HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
|
|
216
|
+ /* DMA1_Channel4_IRQn interrupt configuration */
|
|
217
|
+ HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
|
|
218
|
+ HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
|
|
219
|
+ /* DMA1_Channel5_IRQn interrupt configuration */
|
|
220
|
+ HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
|
|
221
|
+ HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
|
|
222
|
+ /* ADC1_2_IRQn interrupt configuration */
|
|
223
|
+ HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
|
|
224
|
+ HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
|
|
225
|
+ /* I2C2_EV_IRQn interrupt configuration */
|
|
226
|
+ HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
|
|
227
|
+ HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
|
|
228
|
+ /* I2C2_ER_IRQn interrupt configuration */
|
|
229
|
+ HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
|
|
230
|
+ HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
|
|
231
|
+ /* USART1_IRQn interrupt configuration */
|
|
232
|
+ HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
|
|
233
|
+ HAL_NVIC_EnableIRQ(USART1_IRQn);
|
|
234
|
+ /* USART2_IRQn interrupt configuration */
|
|
235
|
+ HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
|
|
236
|
+ HAL_NVIC_EnableIRQ(USART2_IRQn);
|
|
237
|
+ /* DMA2_Channel4_5_IRQn interrupt configuration */
|
|
238
|
+ HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
|
|
239
|
+ HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
|
|
240
|
+ /* TIM6_IRQn interrupt configuration */
|
|
241
|
+ HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
|
|
242
|
+ HAL_NVIC_EnableIRQ(TIM6_IRQn);
|
|
243
|
+ /* ADC3_IRQn interrupt configuration */
|
|
244
|
+ HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
|
|
245
|
+ HAL_NVIC_EnableIRQ(ADC3_IRQn);
|
|
246
|
+}
|
|
247
|
+
|
203
|
248
|
/**
|
204
|
249
|
* @brief ADC1 Initialization Function
|
205
|
250
|
* @param None
|
|
@@ -480,20 +525,6 @@ static void MX_DMA_Init(void)
|
480
|
525
|
__HAL_RCC_DMA1_CLK_ENABLE();
|
481
|
526
|
__HAL_RCC_DMA2_CLK_ENABLE();
|
482
|
527
|
|
483
|
|
- /* DMA interrupt init */
|
484
|
|
- /* DMA1_Channel1_IRQn interrupt configuration */
|
485
|
|
- HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
|
486
|
|
- HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
|
487
|
|
- /* DMA1_Channel4_IRQn interrupt configuration */
|
488
|
|
- HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
|
489
|
|
- HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
|
490
|
|
- /* DMA1_Channel5_IRQn interrupt configuration */
|
491
|
|
- HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
|
492
|
|
- HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
|
493
|
|
- /* DMA2_Channel4_5_IRQn interrupt configuration */
|
494
|
|
- HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
|
495
|
|
- HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
|
496
|
|
-
|
497
|
528
|
}
|
498
|
529
|
|
499
|
530
|
/**
|